数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LUS5 数据表(PDF) 71 Page - STMicroelectronics

部件名 ST7LUS5
功能描述  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LUS5 数据表(HTML) 71 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 67Page - STMicroelectronics ST7LUS5 Datasheet HTML 68Page - STMicroelectronics ST7LUS5 Datasheet HTML 69Page - STMicroelectronics ST7LUS5 Datasheet HTML 70Page - STMicroelectronics ST7LUS5 Datasheet HTML 71Page - STMicroelectronics ST7LUS5 Datasheet HTML 72Page - STMicroelectronics ST7LUS5 Datasheet HTML 73Page - STMicroelectronics ST7LUS5 Datasheet HTML 74Page - STMicroelectronics ST7LUS5 Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
On-chip peripherals
71/124
10.2.5
Interrupts
10.2.6
Register description
Timer control status register (ATCSR)
Table 39.
AT timer interrupt control/wake-up capability
Interrupt event(1)
1.
The interrupt events are connected to separate interrupt vectors (see Chapter 7: Interrupts).
They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC
register is reset (RIM instruction).
Event flag
Enable control
bit
Exit from
Wait
Exit from
Halt
Exit from
Active Halt
Overflow event
OVF
OVFIE
Yes
No
Yes(2)
2.
Only if CK0 = 1 and CK1 = 0.
CMP event
CMPFx
CMPIE
No
ATCSR
Reset value: 0000 0000 (00h)
7
654
32
10
Reserved
CK[1:0]
OVF
OVFIE
CMPIE
-
R/W
R/W
R/W
R/W
Table 40.
ATCSR register description
Bit
Name
Function
7:5
-
Reserved, must be kept cleared.
4:3
CK[1:0]
Counter Clock Selection
These bits are set and cleared by software and cleared by hardware after a reset.
They select the clock frequency of the counter.
00: Off
01: fLTIMER (1ms timebase @ 8 MHz)
10: fCPU
11: Reserved
2OVF
Overflow Flag
This bit is set by hardware and cleared by software by reading the ATCSR
register. It indicates the transition of the counter from FFFh to ATR value.
0: No counter overflow occurred
1: Counter overflow occurred
Caution: When set, the OVF bit stays high for 1 fCOUNTER cycle (up to 1ms
depending on the clock selection) after it has been cleared by software.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com