ST7LUS5 datasheet(63/124 Pages) STMICROELECTRONICS

63 / 124 page

ST7LUS5, ST7LU05, ST7LU09

On-chip peripherals

63/124

Figure 28.

Lite timer block diagram

10.1.3

Functional description

The value of the 13-bit counter cannot be read or written by software. After an MCU reset, it

starts incrementing from 0 at a frequency of fOSC. A counter overflow event occurs when the

counter rolls over from 1F39h to 00h. If fOSC = 8 MHz, then the time period between two

counter overflow events is 1ms. This period can be doubled by setting the TB bit in the

LTCSR register.

When the timer overflows, the TBF bit is set by hardware and an interrupt request is

generated if the TBIE is set. The TBF bit is cleared by software reading the LTCSR register.

Watchdog

The watchdog is enabled using the WDGE bit. The normal Watchdog timeout is 2ms

(@ fOSC = 8 MHz), after which it then generates a reset.

To prevent this watchdog reset from occurring, software must set the WDGD bit. The WDGD

bit is cleared by hardware after tWDG. This means that software must write to the WDGD bit

at regular intervals to prevent a watchdog reset from occurring. Refer to Figure 29.

If the watchdog is not enabled immediately after reset, the first watchdog timeout will be

shorter than 2ms, because this period is counted starting from reset. Moreover, if a 2ms

period has already elapsed after the last MCU reset, the watchdog reset will take place as

soon as the WDGE bit is set. For these reasons, it is recommended to enable the Watchdog

LTCSR

WATCHDOG

13-bit UPCOUNTER

8-bit

fLTIMER

fWDG

8 MSB

LTIC

fOSC

WDGD

WDGE

WDG

TBF

TBIE

ICF

ICIE

WATCHDOG RESET

LTTB INTERRUPT REQUEST

LTIC INTERRUPT REQUEST

LTICR

INPUT CAPTURE

1 or 2 ms

Timebase

(@ 8 MHz

fOSC)

To 12-bit AT tImer

fLTIMER

ST7LUS5 数据表(PDF) 63 Page - STMicroelectronics

ST7LUS5 数据表(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载