CS5501-SD datasheet(30/54 Pages) CIRRUS

30 / 54 page

SDATA -Serial Data Output, Pin 20.

Data from the serial port will be output from this pin at a rate determined by SCLK and in a

format determined by the MODE pin. It furnishes a high impedance output state when not

transmitting data.

SCLK -Serial Clock Input/Output, Pin 19.

A clock signal at this pin determines the output rate of the data from the SDATA pin. The

MODE pin determines whether the SCLK signal is an input or output. SCLK may provide a

high impedance output when data is not being output from the SDATA pin.

Calibration Control Inputs

SC1; SC2 -System Calibration 1 and 2, Pins 4 and 17.

Control inputs to the CS5501/CS5503’s calibration microcontroller for calibration. The state of

SC1 and SC2 determine which of the calibration modes is selected for operation (see Table 2).

BP/UP -Bipolar/Unipolar Select, Pin 12.

Determines whether the CS5501/CS5503 will be calibrated to measure bipolar (BP/UP = VD+)

or unipolar (BP/UP = DGND) input signals. Recalibration is necessary whenever the state of

BP/UP is changed.

CAL -Calibrate, Pin 13.

If brought high for 4 clock cycles or more, the CS5501/CS5503 will reset and upon returning

low a full calibration cycle will begin. The state of SC1, SC2, and BP/UP when CAL is

brought low determines the type and length of calibration cycle initiated (see Table 2). Also, a

single CAL signal can be used to strobe the CAL pins high on several CS5501/CS5503’s to

synchronize their operation. Any spurious glitch on this pin may inadvertently place the chip in

Calibration mode.

Other Control Input

SLEEP -Sleep, Pin 11.

When brought low, the CS5501/CS5503 will enter a low-power state. When brought high

again, the CS5501/CS5503 will resume operation without the need to recalibrate. After SLEEP

goes high again, the device’s output will settle to within +0.0007% of the analog input value

within 1.3/f-3dB, where f-3dB is the passband frequency. The SLEEP input can also be used to

synchronize sampling and the output updates of several CS5501/CS5503’s.

Analog Inputs

VREF -Voltage Reference, Pin 10.

Analog reference voltage input.

AIN -Analog Input, Pin 9.

CS5501/CS5503

DS31F2

CS5501-SD 数据表(PDF) 30 Page - Cirrus Logic

CS5501-SD 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载