CS5501-SD datasheet(44/54 Pages) CIRRUS

44 / 54 page

Clock Options

Several clock source options are available. These

include:

1) an external clock (+5 V CMOS-Compatible);

2) an on-board 4.9152 MHz crystal oscillator

with a 2

n divider (n = 1, 2, …7);

3) a 4.096 MHz crystal.

Connector P1 allows jumper selection of either an

external clock or the on-board 4.9152 MHz crys-

tal oscillator (See Figure 1 for schematic) as the

clock source for the CLKIN signal on pin 3 of the

CS5501/CS5503 (shown in Figure 2).

If the EXT position is selected, a CMOS-compat-

ible clock signal (5 volt supply) should be input

to the BNC connector labeled CLKIN. If the INT

position is selected the 4.9152 MHz oscillator

output is input to counter/divider IC U2. In either

Figure 2. Decimation Counter / Microport

TP8

TP9

TP10

SDATA

SCLK

MODE

V+

TP7

V+

V-

MODE: SSC SEC AC*

V+

BRCLK

P11

BC NC

P10

SCO

SCI

TP6

V+

CLKOUT

CLKIN

(fig. 1)

DRDY

SDATA

SCLK

DRDY

(fig. 4)

(fig. 3, 4)

(fig. 3)

(fig. 1)

(fig. 3)

DCS

100 k

R 11

100 k

R 13

100 k

R 12

CS5501/

0.1

µF

C23

47 k

RN 3.5

47 k

RN 3.5

0.1

µF

C15

100 k

R17

R 14

100 k

0.1

µF

74HC4040

U8B

74HC74

74HCT04

Decimation Counter

N = 02

910 11

74HC126

13 12 14 15 1

10 11 12

*AC Mode available only in CS5501

CS5503

CDB5501/CDB5503

DS31DB3

CS5501-SD 数据表(PDF) 44 Page - Cirrus Logic

CS5501-SD 数据表(HTML) 44 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

CS5501-SD 数据表(PDF) 44 Page - Cirrus Logic

CS5501-SD 数据表(HTML) 44 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载