
Specification
NET2272 USB Peripheral Controller
______________________________________________________________________________
NetChip Technology, Inc., 2003
Patent Pending
335 Pioneer Way, Mountain View, California 94041
TEL (650) 526-1490
FAX (650) 526-1494
http://www.netchip.com
Rev 1.2, October 15, 2003
9
Serial Interface Engine (SIE):
•
Interface between Packet Buffers and USB transceiver
•
CRC generator and checker
•
Packet Identifier (PID) decoder
•
Forced Error Conditions
•
USB 2.0 Test Modes
USB Protocol Controller
•
Host to Device Communication
•
Automatic retry of failed packets
•
Up to 3 Isochronous, Bulk, or Interrupt physical endpoints, each with a configurable packet buffer
•
Up to 30 virtual endpoints can be mapped to the physical endpoints
•
Configurable Control Endpoint 0
•
Interface to packet buffers
•
Software controlled disconnect signaling allows device enumeration
•
Software control of USB suspend and root port reset detection
•
Software controlled device remote wakeup
•
Software control of root port wakeup
Endpoint Packet Buffers
•
Choice from 4 preset configurations simplify programming
•
Separate 128 byte, packet buffer for physical endpoint 0
•
3 Kbytes of configurable packet buffer memory for physical endpoints A, B, and C
•
Supports Max Packet Size up to 1K bytes, double buffered
Local Bus Interface
•
Provides slave interfaces to 8-bit or 16-bit CPU
•
Provides access to internal Transmit and Receive packet buffers.
•
Supports Split DMA transactions (DMA and CPU on separate data bus)
•
Supports DMA burst mode.
•
Local interface supports both DMA and Interrupt transfers
•
Supports optional multiplexed Address/Data bus using ALE for low pin count applications
•
Supports indirect addressing, allowing access to all registers with only a single address bit
•
Supports 5V tolerant I/O
Configuration Registers
•
Internal registers are accessible from the local bus
•
Main registers for common functions
•
USB Registers for the USB Interface Module
•
Control registers for each endpoint