数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M58LR128HT 数据表(PDF) 90 Page - STMicroelectronics

部件名 M58LR128HT
功能描述  128 Mbit (8 Mb ×16, Multiple Bank, Multilevel interface, Burst) 1.8 V supply Flash memories
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M58LR128HT 数据表(HTML) 90 Page - STMicroelectronics

Back Button M58LR128HT Datasheet HTML 86Page - STMicroelectronics M58LR128HT Datasheet HTML 87Page - STMicroelectronics M58LR128HT Datasheet HTML 88Page - STMicroelectronics M58LR128HT Datasheet HTML 89Page - STMicroelectronics M58LR128HT Datasheet HTML 90Page - STMicroelectronics M58LR128HT Datasheet HTML 91Page - STMicroelectronics M58LR128HT Datasheet HTML 92Page - STMicroelectronics M58LR128HT Datasheet HTML 93Page - STMicroelectronics M58LR128HT Datasheet HTML 94Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 112 page
background image
Common Flash Interface
M58LR128HT, M58LR128HB
90/112
1.
The variable P is a pointer which is defined at CFI offset 015h.
2.
Bank Regions. There are two Bank Regions, see Table 30 to Table 31.
(P+30)h = 13Ah
01h
(P+30)h = 13Ah
01h
Bank Region 1 (Erase Block Type 1): BIts per
cell, internal ECC
Bits 0-3: bits per cell in erase region
Bit 4: reserved for “internal ECC used”
BIts 5-7: reserved
(P+31)h = 13Bh
03h
(P+31)h = 13Bh
03h
Bank Region 1 (Erase Block Type 1): Page
mode and Synchronous mode capabilities
Bit 0: Page-mode reads permitted
Bit 1: Synchronous reads permitted
Bit 2: Synchronous writes permitted
Bits 3-7: reserved
(P+32)h = 13Ch
06h
Bank Region 1 Erase Block Type 2 Information
Bits 0-15: n+1 = number of identical-sized erase
blocks
Bits 16-31: n×256 = number of bytes in erase
block region
(P+33)h = 13Dh
00h
(P+34)h = 13Eh
00h
(P+35)h = 13Fh
02h
(P+36)h = 140h
64h
Bank Region 1 (Erase Block Type 2)
Minimum block erase cycles × 1000
(P+37)h = 141h
00h
(P+38)h = 142h
01h
Bank Regions 1 (Erase Block Type 2): BIts per
cell, internal ECC
Bits 0-3: bits per cell in erase region
Bit 4: reserved for “internal ECC used”
BIts 5-7: reserved
(P+39)h = 143h
03h
Bank Region 1 (Erase Block Type 2): Page
mode and Synchronous mode capabilities
Bit 0: Page-mode reads permitted
Bit 1: Synchronous reads permitted
Bit 2: Synchronous writes permitted
Bits 3-7: reserved
Table 40.
Bank and Erase block region 1 information (continued)
M58LR128HT (top)
M58LR128HB
(bottom)
Description
Offset
Data
Offset
Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com