M58LR128HT datasheet(34/112 Pages) STMICROELECTRONICS

34 / 112 page

Status Register

M58LR128HT, M58LR128HB

34/112

Status Register

The Status Register provides information on the current or previous program or erase

operations. Issue a Read Status Register command to read the contents of the Status

contents, the Status Register is latched and updated on the falling edge of the Chip Enable

or Output Enable signals and can be read until Chip Enable or Output Enable returns to VIH.

The Status Register can only be read using single Asynchronous or Single Synchronous

reads. Bus Read operations from any address within the bank always read the Status

The various bits convey information about the status and any errors of the operation. Bits

SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset

by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the

device but must be reset by issuing a Clear Status Register command or a hardware reset.

If an error bit is set to ‘1’ the Status Register should be reset before issuing another

command.

The bits in the Status Register are summarized in Table 9: Status Register bits. Refer to

Table 9 in conjunction with the following text descriptions.

5.1

Program/Erase Controller Status bit (SR7)

The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is

active or inactive in any bank.

When the Program/Erase Controller Status bit is Low (set to ‘0’), the Program/Erase

Controller is active; when the bit is High (set to ‘1’), the Program/Erase Controller is inactive,

and the device is ready to process a new command.

The Program/Erase Controller Status bit is Low immediately after a Program/Erase

Suspend command is issued until the Program/Erase Controller pauses. After the

Program/Erase Controller pauses the bit is High.

5.2

Erase Suspend Status bit (SR6)

The Erase Suspend Status bit indicates that an erase operation has been suspended in the

addressed block. When the Erase Suspend Status bit is High (set to ‘1’), a Program/Erase

Suspend command has been issued and the memory is waiting for a Program/Erase

Resume command.

The Erase Suspend Status bit should only be considered valid when the Program/Erase

Controller Status bit is High (Program/Erase Controller inactive). SR6 is set within the Erase

Suspend Latency time of the Program/Erase Suspend command being issued therefore the

memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns

Low.

M58LR128HT 数据表(PDF) 34 Page - STMicroelectronics

M58LR128HT 数据表(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载