 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADIN1110BCPZ-R7 数据表(PDF) 59 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1110BCPZ-R7 数据表(HTML) 59 Page - Analog Devices |
|
|
59 / 107 page  Data Sheet ADIN1110 REGISTERS analog.com Rev. B | 59 of 107 Table 68. Bit Descriptions for TXSIZE Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] TX_SIZE Data in the Tx FIFO. Number of Half Words (16 Bit). 0x0 R Host Tx Frames Dropped Due to FIFO Overflow Register Address: 0x41, Reset: 0x00000000, Name: HTX_OVF_FRM_CNT Table 69. Bit Descriptions for HTX_OVF_FRM_CNT Bits Bit Name Description Reset Access [31:0] HTX_OVF_FRM_CNT Counts Host Tx Frames Dropped Due to FIFO Overflow. 0x0 R Address of a Detected ECC Error in Memory Register Address: 0x42, Reset: 0x00000000, Name: MECC_ERR_ADDR Table 70. Bit Descriptions for MECC_ERR_ADDR Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] MECC_ERR_ADDR Address of an Uncorrectable ECC Error in Memory. This is the address of the first uncorrectable ECC error detected. That is when either RX_ECC_ERR or TX_ECC_ERR assert. When RX_ECC_ERR and TX_ECC_ERR are cleared, the register is opened to catch the address of the next ECC error. SRAM is 16 bits wide and this address points to a location in SRAM. 0x0 R Corrected ECC Error Counters Register Address: 0x43 to 0x49 (Increments of 1), Reset: 0x00000000, Name: CECC_ERRn Table 71. Bit Descriptions for CECC_ERRn Bits Bit Name Description Reset Access [31:10] RESERVED Reserved. 0x0 R [9:0] CECC_ERR_CNT Corrected ECC Error Count. The counters map to FIFOs as follows: CECC_ERR[0] low priority Rx FIFO for P1CECC_ERR[1], high priority Rx FIFO for P1CECC_ERR[4] - Tx FIFO from the host. 0x0 R MAC Address Rule and DA Filter Upper 16 Bits Registers Address: 0x50 to 0x6E (Increments of 2), Reset: 0x00000000, Name: ADDR_FILT_UPRn Contains the upper 16 bits of a MAC address and the filtering rule associated with the MAC address. When writing the ADDR_FILT_x registers, two register locations must be written in order for a given table entry. For example, to write table entry 0, the registers must be written in the following order: 1. ADDR_FILT_UPR0. 2. ADDR_FILT_LWR0. Table 72. Bit Descriptions for ADDR_FILT_UPRn Bits Bit Name Description Reset Access 31 RESERVED Reserved. 0x0 R/W 30 APPLY2PORT1 Apply to Port 1. 0x0 R/W 0: do not apply to Port 1. Do not apply this table entry/rule to frames received on Port 1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
