数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1110BCPZ-R7 数据表(PDF) 63 Page - Analog Devices

部件名 ADIN1110BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1110BCPZ-R7 数据表(HTML) 63 Page - Analog Devices

Back Button ADIN1110BCPZ-R7 Datasheet HTML 59Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 60Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 61Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 62Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 63Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 64Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 65Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 66Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 67Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 107 page
background image
Data Sheet
ADIN1110
REGISTERS
analog.com
Rev. B | 63 of 107
Table 84. Bit Descriptions for TS_TIMER_START (Continued)
Bits
Bit Name
Description
Reset
Access
TS_TIMER starts, writing to TS_TIMER_STOP stops the timer and returns the TS_TIMER output to its default
value.
TS_CAPT Pin 0 Time Stamp Register
Address: 0x89, Reset: 0x00000000, Name: TS_EXT_CAPT0
Time stamp captured on the assertion of the TS_CAPT pin.
Table 85. Bit Descriptions for TS_EXT_CAPT0
Bits
Bit Name
Description
Reset
Access
[31:0]
TS_EXT_CAPTD, Bits[31:0]
Time Stamp Captured on the Assertion of the TS_CAPT Pin.
0x0
R
TS_CAPT Pin 1 Time Stamp Register
Address: 0x8A, Reset: 0x00000000, Name: TS_EXT_CAPT1
Time stamp captured on the assertion of the TS_CAPT pin.
Table 86. Bit Descriptions for TS_EXT_CAPT1
Bits
Bit Name
Description
Reset
Access
[31:0]
TS_EXT_CAPTD, Bits[63:32]
Time stamp captured on the assertion of the TS_CAPT pin.
0x0
R
TS_CAPT Free Running Counter Register
Address: 0x8B, Reset: 0x00000000, Name: TS_FREECNT_CAPT
Capture of the free running counter when TS_CAPT asserts.
Table 87. Bit Descriptions for TS_FREECNT_CAPT
Bits
Bit Name
Description
Reset
Access
[31:0]
TS_CNT_CAPTD
Captured Free Running Counter. This 32-bit counter is captured on the assertion of TS_CAPT pin, as is
TS_EXT_CAPT.
0x0
R
P1 MAC Rx Frame Size Register
Address: 0x90, Reset: 0x00000000, Name: P1_RX_FSIZE
Table 88. Bit Descriptions for P1_RX_FSIZE
Bits
Bit Name
Description
Reset
Access
[31:11]
RESERVED
Reserved.
0x0
R
[10:0]
P1_RX_FRM_SIZE
Receive Frame Size. The size of the frame at the head of the Rx FIFO in bytes. The size includes
the appended header. When using the generic SPI protocol, this register must be read before
reading a frame from a receive FIFO via P1_RX.
0x0
R
P1 MAC Receive Register
Address: 0x91, Reset: 0x00000000, Name: P1_RX
The receive FIFO is read via this register.
It is possible to burst read data from the Rx FIFO over SPI.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com