 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADIN1110BCPZ-R7 数据表(PDF) 98 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN1110BCPZ-R7 数据表(HTML) 98 Page - Analog Devices |
|
|
98 / 107 page  Data Sheet ADIN1110 REGISTERS analog.com Rev. B | 98 of 107 Table 190. Bit Descriptions for MMD2_DEV_ID2 Bits Bit Name Description Reset Access [15:10] MMD2_DEV_ID2_OUI OUI Bits. 0x2F R [9:4] MMD2_MODEL_NUM Model Number. 0x9 R [3:0] MMD2_REV_NUM Revision Number. 0x1 R Vendor Specific 2 MMD Devices in Package Register Device Address: 0x1F; Register Address: 0x0005, Reset: 0x008B, Name: MMD2_DEVS_IN_PKG1 Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present. Table 191. Bit Descriptions for MMD2_DEVS_IN_PKG1 Bits Bit Name Description Reset Access [15:0] MMD2_DEVS_IN_PKG1 Vendor Specific 2 MMDs in Package 1. Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present. 0x8B R Device Address: 0x1F; Register Address: 0x0006, Reset: 0xC000, Name: MMD2_DEVS_IN_PKG2 Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present. Table 192. Bit Descriptions for MMD2_DEVS_IN_PKG2 Bits Bit Name Description Reset Access [15:0] MMD2_DEVS_IN_PKG2 Vendor Specific 2 MMDs in Package 2. Vendor Specific 1 and Vendor Specific 2 MMDs are present. 0xC000 R Vendor Specific MMD 2 Status Register Device Address: 0x1F; Register Address: 0x0008, Reset: 0x8000, Name: MMD2_STATUS This address corresponds to the Vendor Specific MMD 2 status register. Table 193. Bit Descriptions for MMD2_STATUS Bits Bit Name Description Reset Access [15:14] MMD2_STATUS Vendor specific 2 MMD Status. 0x2 R 10: device responding at this address. 11: no device responding at this address. 01: no device responding at this address. 00: no device responding at this address. [13:0] RESERVED Reserved. 0x0 R PHY Subsystem Interrupt Status Register Device Address: 0x1F; Register Address: 0x0011, Reset: 0x0000, Name: PHY_SUBSYS_IRQ_STATUS This address can be read to check which interrupt events have occurred since the last time it was read. Each bit goes high when the associated event occurs and then latches high until it is unlatched by reading. The bits of PHY_SUBSYS_IRQ_STATUS go high even when the associated bits in PHY_SUBSYS_IRQ_MASK are not set. A reserved interrupt being triggered indicates a fatal error in the system. Table 194. Bit Descriptions for PHY_SUBSYS_IRQ_STATUS Bits Bit Name Description Reset Access 15 RESERVED Reserved. 0x0 R LH 14 MAC_IF_FC_FG_IRQ_LH MAC Interface Frame Checker/Generator Interrupt. 0x0 R LH |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
