数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1110BCPZ-R7 数据表(PDF) 93 Page - Analog Devices

部件名 ADIN1110BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1110BCPZ-R7 数据表(HTML) 93 Page - Analog Devices

Back Button ADIN1110BCPZ-R7 Datasheet HTML 89Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 90Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 91Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 92Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 93Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 94Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 95Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 96Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 97Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 107 page
background image
Data Sheet
ADIN1110
REGISTERS
analog.com
Rev. B | 93 of 107
Package Configuration Values Register
Device Address: 0x1E; Register Address: 0x8C22, Reset: 0x0000, Name: MGMT_PRT_PKG
The MGMT_CFG_VAL address allows reading of the package configuration values.
Table 182. Bit Descriptions for MGMT_PRT_PKG
Bits
Bit Name
Description
Reset
Access
[15:6]
RESERVED
Reserved.
0x0
R
[5:0]
MGMT_PRT_PKG_VAL
Package Type. 0 = 40-lead LFCSP.
0x0
R
MDIO Control Register
Device Address: 0x1E; Register Address: 0x8C30, Reset: 0x0000, Name: MGMT_MDIO_CNTRL
Table 183. Bit Descriptions for MGMT_MDIO_CNTRL
Bits
Bit Name
Description
Reset
Access
[15:1]
RESERVED
Reserved.
0x0
R
0
MGMT_GRP_MDIO_EN
Enable MDIO PHY/Port Group Address Mode. In this mode, the PHY responds to any
write or address operation to the 5-bit PHY/Port Address 31 (decimal) regardless of its
own PHY/port address. This feature is only intended for initialization sequences in multiport
applications, must only be set in those cases, and cleared immediately after the initialization
is complete.
0x0
R/W
Pin Mux Configuration 1 Register
Device Address: 0x1E; Register Address: 0x8C56, Reset: 0x00FE, Name: DIGIO_PINMUX
Table 184. Bit Descriptions for DIGIO_PINMUX
Bits
Bit Name
Description
Reset
Access
[15:8]
RESERVED
Reserved.
0x0
R
[7:6]
DIGIO_TSTIMER_PINMUX
Pin Mux Select for TS_TIMER.
0x3
R/W
00: RXD_1.
01: LED_0.
10: INT.
11: TS_TIMER not assigned.
[5:4]
DIGIO_TSCAPT_PINMUX
Pin Mux Select for TS_CAPT.
0x3
R/W
00: TXD_1.
01: LED_1.
10: MDIO.
Others: TS_CAPT not assigned.
[3:1]
DIGIO_LED1_PINMUX
Pin Mux Select for LED_1.
0x7
R/W
000: LED_1.
001: TX_ER.
010: TX_EN.
011: TX_CLK.
100: TXD_0.
101: TXD_2.
110: LINK_ST.
111: LED_1 output not enabled.
0
DIGIO_LINK_ST_POLARITY
LINK_ST Polarity.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com