数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1110BCPZ-R7 数据表(PDF) 84 Page - Analog Devices

部件名 ADIN1110BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1110BCPZ-R7 数据表(HTML) 84 Page - Analog Devices

Back Button ADIN1110BCPZ-R7 Datasheet HTML 80Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 81Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 82Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 83Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 84Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 85Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 86Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 87Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 88Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 107 page
background image
Data Sheet
ADIN1110
REGISTERS
analog.com
Rev. B | 84 of 107
BASE-T1 Autonegotiation Advertisement Register, Bits[47:32]
Device Address: 0x07; Register Address: 0x0204, Reset: 0x0000, Name: AN_ADV_ABILITY_H
This address corresponds to the BASE-T1 autonegotiation advertisement register, Bits[47:32], specified in Clause 45.2.7.21 of Standard 802.3.
Table 153. Bit Descriptions for AN_ADV_ABILITY_H
Bits
Bit Name
Description
Reset
Access
[15:14]
RESERVED
Reserved.
0x0
R
13
AN_ADV_B10L_TX_LVL_HI_ABL
10BASE-T1L High Level Transmit Operating Mode Ability. This
bit advertises that the PHY is capable of transmitting in the
high level (2.4 V p-p) transmit operating mode. This bit is used
with AN_ADV_B10L_TX_LVL_HI_REQ to configure the 10BASE-
T1L transmission level (2.4 V p-p or 1.0 V p-p). See the
AN_ADV_B10L_TX_LVL_HI_REQ bit for more details.
Pin dependent
R/W
12
AN_ADV_B10L_TX_LVL_HI_REQ
10BASE-T1L High Level Transmit Operating Mode Request. This bit
advertises that the PHY is requesting that high level (2.4 V p-p)
transmit operating mode be used. The transmit level is resolved as
follows:
Pin dependent
R/W
If either PHY is not capable of high level transmission (and has
AN_ADV_B10L_TX_LVL_HI_ABL = 0), both PHYs must use the low
voltage (1.0 V p-p) transmit operating mode.
Otherwise, if either PHY requests high level transmission (and has
AN_ADV_B10L_TX_LVL_HI_REQ = 1), both PHYs must use the high
voltage (2.4 V p-p) transmit operating mode. See IEEE P802.cg
Subclause 146.6.4 for more details.
[11:0]
RESERVED
Reserved.
0x0
R
BASE-T1 Autonegotiation Link Partner Base Page Ability Register, Bits[15:0]
Device Address: 0x07; Register Address: 0x0205, Reset: 0x0000, Name: AN_LP_ADV_ABILITY_L
This address corresponds to the link partner's BASE-T1 autonegotiation base page ability register, Bits[15:0], specified in Clause
45.2.7.22 of Standard 802.3. Note that the value of the AN_LP_ADV_ABILITY_M and AN_LP_ADV_ABILITY_H registers is latched when
AN_LP_ADV_ABILITY_L is read.
Table 154. Bit Descriptions for AN_LP_ADV_ABILITY_L
Bits
Bit Name
Description
Reset
Access
15
AN_LP_ADV_NEXT_PAGE_REQ
Link Partner Next Page Request. This bit indicates that the link partner PHY
wants to send a next page. See IEEE Standard 802.3 Subclause 98.2.1.2.9.
0x0
R
14
AN_LP_ADV_ACK
Link Partner Acknowledge (ACK). This bit indicates that the device has received
the link codeword of its link partner. See IEEE Standard 802.3 Subclause
98.2.1.2.8.
0x0
R
13
AN_LP_ADV_REMOTE_FAULT
Link Partner Remote Fault. See IEEE Standard 802.3 Subclause 98.2.1.2.7.
0x0
R
12
AN_LP_ADV_FORCE_MS
Link Partner Force Master/Slave Configuration. This bit reports the forced
master/slave configuration of the link partner, with values as follows. See IEEE
Standard 802.3 Subclause 98.2.1.2.5 for more details.
0x0
R
0: preferred mode (AN_LP_ADV_MST is a preferred configuration).
1: forced mode (AN_LP_ADV_MST is a forced configuration).
[11:10]
AN_LP_ADV_PAUSE
Link Partner Pause Ability. This bit field reports the support of the link partner
for asymmetric and symmetric pause functions on full duplex links. See IEEE
Standard 802.3 Subclause 98.2.1.2.6 for more details.
0x0
R
[9:5]
RESERVED
Reserved.
0x0
R
[4:0]
AN_LP_ADV_SELECTOR
Link Partner Selector. The value of this field reads 00001, which is the IEEE
802.3 selector value. See IEEE Standard 802.3 Subclause 98.2.1.2.1.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com