数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADIN1110BCPZ-R7 数据表(PDF) 9 Page - Analog Devices

部件名 ADIN1110BCPZ-R7
功能描述  Robust, Industrial, Low Power 10BASE-T1L Ethernet MAC-PHY
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADIN1110BCPZ-R7 数据表(HTML) 9 Page - Analog Devices

Back Button ADIN1110BCPZ-R7 Datasheet HTML 5Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 11Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 12Page - Analog Devices ADIN1110BCPZ-R7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 107 page
background image
Data Sheet
ADIN1110
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. B | 9 of 107
Figure 4. Pin Configuration
Table 8. Pin Function Descriptions (Hardware Pin Configuration Groupings Are Subject to Change)
Pin No.
Mnemonic1
Description
Clock Interface
7
CLK25_REF
Analog Reference Clock Output. The 25 MHz reference clock from the crystal oscillator is available on
the CLK25_REF pin.
8
XTAL_I/CLK_IN
Input for Crystal (XTAL_I).
Single-Ended 25 MHz Reference Clock Input (CLK_IN).
9
XTAL_O
Crystal Output. If using a single-ended reference clock on XTAL_I/CLK_IN, leave XTAL_O open circuit.
See the External 25 MHz Clock Input section.
SPI
1
SDI
Serial Data Input. Data is clocked in on the SDI pin on each rising edge.
2
SDO/SPI_CFG02
Serial Data Output (SDO). Data is clocked out on the SDO pin on each falling edge.
SPI Protocol Configuration Pin 0 (SPI_CFG0). See Table 16.
25
INT
Interrupt Pin Output. Open-drain, active low output. A low on INT indicates an unmasked management
interrupt. This pin requires a 1.5 kΩ pull-up resistor to VDDIO.
29
CS
Active Low Chip Select.
37
SPI_CFG1
SPI Protocol Configuration Pin 1. See Table 16.
38
SCLK
Serial Clock Input. Data is clocked into the shift register on each rising edge.
Time Stamp Support
30
TS_TIMER/MS_SEL2
Time Stamp Timer Output (TS_TIMER). See the Applications Information section.
Master/Slave Selection (MS_SEL). Set high for prefer master selection or low for prefer slave selection.
See Table 14.
40
TS_CAPT
Time Stamp Capture, Input to ADIN1110. See the Applications Information section. If not using the time
stamp function, this pin can be left floating because an internal pull-down resistor is present.
Reset
5
RESET
Active Low Input. Hold low for >10 μs. RESET does not require a pull-up resistor because an internal
pull-up resistor is present.
Media Dependent Interface (MDI)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com