ST7LITE49M datasheet(108/188 Pages) STMICROELECTRONICS

部件名	ST7LITE49M

功能描述	8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface

PDF	188 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

108 / 188 page

On-chip peripherals

ST7LITE49M

108/188

Bit 0 = TB2F Timebase 2 Interrupt flag

This bit is set by hardware and cleared by software reading the LTCSR register. Writing

to this bit has no effect.

0: No Counter 2 overflow

1: A Counter 2 overflow has occurred

Lite Timer Autoreload register (LTARR)

Reset value: 0000 0000 (00h)

Bits 7:0 = AR[7:0] Counter 2 Reload value

These bits register is read/write by software. The LTARR value is automatically loaded into

Counter 2 (LTCNTR) when an overflow occurs.

Lite Timer Counter 2 (LTCNTR)

Reset value: 0000 0000 (00h)

Bits 7:0 = CNT[7:0] Counter 2 Reload value

This register is read by software. The LTARR value is automatically loaded into Counter

2 (LTCNTR) when an overflow occurs.

Lite Timer Control/status register (LTCSR1)

Reset value: 0x00 0000 (x0h)

Bit 7 = ICIE Interrupt Enable bit

This bit is set and cleared by software.

0: Input Capture (IC) interrupt disabled

1: Input Capture (IC) interrupt enabled

AR7

AR6

AR5

AR4

AR3

AR2

AR1

AR0

Read / Write

CNT7

CNT6

CNT5

CNT4

CNT3

CNT2

CNT1

CNT0

Read only

ICIE

ICF

TB1IE

TB1F

Read / Write

ST7LITE49M 数据表(PDF) 108 Page - STMicroelectronics

ST7LITE49M 数据表(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载