ST7LITE49M datasheet(109/188 Pages) STMICROELECTRONICS

109 / 188 page

ST7LITE49M

On-chip peripherals

109/188

Bit 6 = ICF Input Capture flag

This bit is set by hardware and cleared by software by reading the LTICR register.

Writing to this bit does not change the bit value.

0: No Input Capture

1: An Input Capture has occurred

Note:

After an MCU reset, software must initialize the ICF bit by reading the LTICR register

Bit 5 = TB Timebase period selection bit

This bit is set and cleared by software.

0: Timebase period = tOSC * 8000 (1ms @ 8 MHz)

1: Timebase period = tOSC * 16000 (2ms @ 8 MHz)

Bit 4 = TB1IE Timebase Interrupt enable bit

This bit is set and cleared by software.

0: Timebase (TB1) interrupt disabled

1: Timebase (TB1) interrupt enabled

Bit 3 = TB1F Timebase Interrupt flag

This bit is set by hardware and cleared by software reading the LTCSR register. Writing

to this bit has no effect.

0: No counter overflow

1: A counter overflow has occurred

Bits 2:0 = Reserved

Lite Timer Input Capture register (LTICR)

Reset value: 0000 0000 (00h)

Bits 7:0 = ICR[7:0] Input Capture value

These bits are read by software and cleared by hardware after a reset. If the ICF bit in the

LTCSR is cleared, the value of the 8-bit up-counter will be captured when a rising or falling

edge occurs on the LTIC pin.

ICR7

ICR6

ICR5

ICR4

ICR3

ICR2

ICR1

ICR0

Read only

Table 40.

Lite Timer register mapping and reset values

Address

(Hex.)

label

765432

LTCSR2

Reset Value

000000

TB2IE

TB2F

LTARR

Reset Value

AR7

AR6

AR5

AR4

AR3

AR2

AR1

AR0

ST7LITE49M 数据表(PDF) 109 Page - STMicroelectronics

ST7LITE49M 数据表(HTML) 109 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载