数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE49M 数据表(PDF) 160 Page - STMicroelectronics

部件名 ST7LITE49M
功能描述  8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE49M 数据表(HTML) 160 Page - STMicroelectronics

Back Button ST7LITE49M Datasheet HTML 156Page - STMicroelectronics ST7LITE49M Datasheet HTML 157Page - STMicroelectronics ST7LITE49M Datasheet HTML 158Page - STMicroelectronics ST7LITE49M Datasheet HTML 159Page - STMicroelectronics ST7LITE49M Datasheet HTML 160Page - STMicroelectronics ST7LITE49M Datasheet HTML 161Page - STMicroelectronics ST7LITE49M Datasheet HTML 162Page - STMicroelectronics ST7LITE49M Datasheet HTML 163Page - STMicroelectronics ST7LITE49M Datasheet HTML 164Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 188 page
background image
Electrical characteristics
ST7LITE49M
160/188
13.9
I/O port pin characteristics
13.9.1
General characteristics
Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.
Figure 74.
Two typical applications with unused I/O pin
1.
During normal operation the ICCCLK pin must be pulled-up, internally or externally (external pull-up of 10k
mandatory in noisy environment). This is to avoid entering ICC mode unexpectedly during a reset.
2.
I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of
greater EMC robustness and lower cost.
Table 89.
General characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage
VSS - 0.3
0.3VDD
V
VIH
Input high level voltage
0.7VDD
VDD+0.3
Vhys
Schmitt trigger voltage
hysteresis(1)
400
mV
IL
Input leakage current
VSS VIN VDD
±1
µA
IS
Static current consumption
induced by each floating
input pin(2)
Floating input mode
400
RPU
Weak pull-up equivalent
resistor(3)
VIN=VSS
VDD=5 V
100
120
140
k
VDD=3 V
300(1)
CIO
I/O pin capacitance
5
pF
tf(IO)out
Output high to low level fall
time(1)
CL=50 pF
Between 10% and 90%
25
ns
tr(IO)out
Output low to high level rise
time(1)
25
tw(IT)in
External interrupt pulse
time(4)
1tCPU
1.
Data based on validation/design results.
2.
Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for
example or an external pull-up or pull-down resistor (see Figure 74). Static peak current value taken at a fixed VIN value,
based on design simulation and technology characteristics, not tested in production. This value depends on VDD and
temperature values.
3.
The RPU pull-up equivalent resistor is based on a resistive transistor.
4.
To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external
interrupt source.
10k
UNUSED I/O PORT
ST7XXX
10k
UNUSED I/O PORT
ST7XXX
VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com