数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE49M 数据表(PDF) 170 Page - STMicroelectronics

部件名 ST7LITE49M
功能描述  8-bit MCU with single voltage Flash memory data EEPROM, ADC, 8/12-bit timers, and I²C interface
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE49M 数据表(HTML) 170 Page - STMicroelectronics

Back Button ST7LITE49M Datasheet HTML 166Page - STMicroelectronics ST7LITE49M Datasheet HTML 167Page - STMicroelectronics ST7LITE49M Datasheet HTML 168Page - STMicroelectronics ST7LITE49M Datasheet HTML 169Page - STMicroelectronics ST7LITE49M Datasheet HTML 170Page - STMicroelectronics ST7LITE49M Datasheet HTML 171Page - STMicroelectronics ST7LITE49M Datasheet HTML 172Page - STMicroelectronics ST7LITE49M Datasheet HTML 173Page - STMicroelectronics ST7LITE49M Datasheet HTML 174Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 188 page
background image
Electrical characteristics
ST7LITE49M
170/188
13.10
Control pin characteristics
13.10.1
Asynchronous RESET pin
TA = -40 to 125 °C, unless otherwise specified.
Table 91.
Asynchronous RESET pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage
VSS - 0.3
0.37VDD
V
VIH
Input high level voltage
0.7VDD
VDD+0.3
Vhys
Schmitt trigger voltage hysteresis(1)
2V
VOL
Output low level voltage (2)
VDD=5V
IIO=+2mA
200
mV
RON
Pull-up equivalent resistor(3)
VIN=VSS
VDD=5V
30
50
70
k
VDD=3V
90(1)
tw(RSTL)out
Generated reset pulse duration
Internal reset sources
90(1)
µs
th(RSTL)in
External reset pulse hold time(4)
20
µs
tg(RSTL)in
Filtered glitch duration
200
ns
1.
Data based on characterization results, not tested in production
2.
The IIO current sunk must always respect the absolute maximum rating specified in Section Table 66. on page 144 and the
sum of IIO (I/O ports and control pins) must not exceed IVSS.
3.
The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between VILmax
and VDD
4.
To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on
RESET pin with a duration below th(RSTL)in can be ignored.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com