| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE49M 数据表(PDF) 170 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49M 数据表(HTML) 170 Page - STMicroelectronics |
|
170 / 188 page ![]() Electrical characteristics ST7LITE49M 170/188 13.10 Control pin characteristics 13.10.1 Asynchronous RESET pin TA = -40 to 125 °C, unless otherwise specified. Table 91. Asynchronous RESET pin characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage VSS - 0.3 0.37VDD V VIH Input high level voltage 0.7VDD VDD+0.3 Vhys Schmitt trigger voltage hysteresis(1) 2V VOL Output low level voltage (2) VDD=5V IIO=+2mA 200 mV RON Pull-up equivalent resistor(3) VIN=VSS VDD=5V 30 50 70 k Ω VDD=3V 90(1) tw(RSTL)out Generated reset pulse duration Internal reset sources 90(1) µs th(RSTL)in External reset pulse hold time(4) 20 µs tg(RSTL)in Filtered glitch duration 200 ns 1. Data based on characterization results, not tested in production 2. The IIO current sunk must always respect the absolute maximum rating specified in Section Table 66. on page 144 and the sum of IIO (I/O ports and control pins) must not exceed IVSS. 3. The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between VILmax and VDD 4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on RESET pin with a duration below th(RSTL)in can be ignored. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |