数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72E331 数据表(PDF) 36 Page - STMicroelectronics

部件名 ST72E331
功能描述  8-BIT MCU WITH 8 TO 16K OTP/EPROM, 256 EEPROM, 384 TO 512 BYTES RAM, ADC, WDG, SCI, SPI AND 2 TIMERS
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72E331 数据表(HTML) 36 Page - STMicroelectronics

Back Button ST72E331 Datasheet HTML 32Page - STMicroelectronics ST72E331 Datasheet HTML 33Page - STMicroelectronics ST72E331 Datasheet HTML 34Page - STMicroelectronics ST72E331 Datasheet HTML 35Page - STMicroelectronics ST72E331 Datasheet HTML 36Page - STMicroelectronics ST72E331 Datasheet HTML 37Page - STMicroelectronics ST72E331 Datasheet HTML 38Page - STMicroelectronics ST72E331 Datasheet HTML 39Page - STMicroelectronics ST72E331 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 107 page
background image
36/107
ST72E331 ST72T331
EEPROM (Cont’d)
5.2.4 Low Power Modes
5.2.5 Interrupts
Note: This event generates an interrupt if the corresponding Enable Control Bit is set and the I-bit in the
CC register is reset (RIM instruction).
5.2.6 Register Description
EEPROM CONTROL REGISTER (CR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:3 = Reserved, forced by hardware to 0.
Bit 2 = E2ITE:
Interrupt enable.
This bit is set and cleared by software. It enables the
Data EEPROM interrupt capability when the
E2PGM bit is cleared by hardware. The interrupt re-
quest is automatically cleared when the software
enters the interrupt routine.
0: Interrupt disabled
1: Interrupt enabled
Bit 1 = E2LAT:
Read/Write mode.
This bit is set by software. It is cleared by hard-
ware at the end of the programming cycle. It can
only be cleared by software if E2PGM=0.
0: Read mode
1: Write mode
Bit 0 = E2PGM:
Programming Control.
This bit is set by software to begin the program-
ming cycle. At the end of the programming cycle,
this bit is cleared by hardware and an interrupt is
generated if the E2ITE bit is set.
0: Programming finished or not started
1: Programming cycle is in progress
Note: if the E2PGM bit is cleared during the pro-
gramming cycle, the memory data is not guaran-
teed.
Mode
Description
WAIT
The EEPROM can enter WAIT mode on execution of the WFI instruction of the microcontroller.
The EEPROM will immediately enter this mode if there is no programming in progress, other-
wise the EEPROM will finish the cycle and then enter WAIT mode.
The EEPROM interrupt exits from Wait mode.
HALT
The EEPROM immediately enters HALT mode if the microcontroller executes the HALT in-
struction. Therefore the EEPROM will stop the function in progress, and data may be corrupt-
ed.
Interrupt Event
Event
Flag
Enable
Control
Bit
Exit
from
Wait
Exit
from
Halt
End of Programming Cycle
E2PGM
E2ITE
Yes
No
70
0
0
0
0
0
E2ITE
E2LAT
E2PGM
36



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com