| 数据搜索系统,热门电子元器件搜索 |
|
M306V2EEFS 数据表(PDF) 41 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M306V2EEFS 数据表(HTML) 41 Page - Renesas Technology Corp |
|
41 / 271 page ![]() Rev.1.40 Oct 06, 2004 page 41 of 269 M306V2ME-XXXFP, M306V2EEFP Table 2.5.2 Port status during stop mode Pin Memory expansion mode Single-chip mode Microprocessor mode _______ _______ Address bus, data bus, CS0 to CS3 Retains status before stop mode _____ ______ ________ ________ _________ RD, WR, BHE, WRL, WRH “H” __________ HLDA, BCLK “H” ALE “H” Port Retains status before stop mode Retains status before stop mode CLKOUT When fc selected Valid only in single-chip mode “H” When f8, f32 selected Valid only in single-chip mode Retains status before stop mode 2.5.4 Clock Output In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to “1,” the output of f8 and f32 stops when a WAIT instruction is executed. 2.5.5 Stop Mode Writing “1” to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcom- puter enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 4.5V. Because the oscillation, BCLK, f1 to f32, f1SIO2 to f32SIO2, fC, fC32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer B operates provided that the event counter mode is set to an external pulse, and UARTi (i = 0, 2) functions provided an external clock is selected. Table 2.5.2 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed. When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to “1.” When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |