| 数据搜索系统,热门电子元器件搜索 |
|
M306V2EEFS 数据表(PDF) 81 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M306V2EEFS 数据表(HTML) 81 Page - Renesas Technology Corp |
|
81 / 271 page ![]() Rev.1.40 Oct 06, 2004 page 81 of 269 M306V2ME-XXXFP, M306V2EEFP 2.10.1 Timer A Figure 2.10.3 shows the block diagram of timer A. Figures 2.10.4 to 2.10.10 show the timer A-related registers. Except the pulse output function, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode. Timer A has the four operation modes listed as follows: • Timer mode: The timer counts an internal count source. • Event counter mode: The timer counts a timer over flow. • One-shot timer mode: The timer stops counting when the count reaches “000016”. • Pulse width modulation (PWM) mode: The timer outputs pulses of a given width. Count start flag (Address 038016) Up count/down count TAi Addresses TA j TAk Timer A0 038716 038616 Timer A4 Timer A1 Timer A1 038916 038816 Timer A0 Timer A2 Timer A2 038B16 038A16 Timer A1 Timer A3 Timer A3 038D16 038C16 Timer A2 Timer A4 Timer A4 038F16 038E16 Timer A3 Timer A0 Always down count except in event counter mode Reload register (16) Counter (16) Low-order 8 bits High-order 8 bits Clock source selection • Timer • One shot • PWM f1 f8 f32 External trigger TB2 overflow fC32 • Event counter TAj overflow (j = i – 1. Note, however, that j = 4 when i = 0) Pulse output Toggle flip-flop TAiOUT (i = 2, 3) Data bus low-order bits Data bus high-order bits Up/down flag Down count (Address 038416) TAk overflow (k = i + 1. Note, however, that k = 0 when i = 4) • Clock selection Timer Ai mode register Symbol Address When reset TAiMR(i=0 to 4) 039616 to 039A16 0016 Bit name Function Bit symbol W R b7 b6 b5 b4 b3 b2 b1 b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : One-shot timer mode 1 1 : Pulse width modulation (PWM) mode (Note) b1 b0 TCK1 MR3 MR2 MR1 TMOD1 MR0 TMOD0 TCK0 Function varies with each operation mode Count source select bit (Function varies with each operation mode) Operation mode select bit Note: Only timers 2 and 3 have PWM mode. Figure 2.10.3 Block diagram of timer A Figure 2.10.4 Timer Ai mode register (i = 0 to 4) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |