数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2218 数据表(PDF) 443 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 443 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 439Page - Renesas Technology Corp H8S/2218 Datasheet HTML 440Page - Renesas Technology Corp H8S/2218 Datasheet HTML 441Page - Renesas Technology Corp H8S/2218 Datasheet HTML 442Page - Renesas Technology Corp H8S/2218 Datasheet HTML 443Page - Renesas Technology Corp H8S/2218 Datasheet HTML 444Page - Renesas Technology Corp H8S/2218 Datasheet HTML 445Page - Renesas Technology Corp H8S/2218 Datasheet HTML 446Page - Renesas Technology Corp H8S/2218 Datasheet HTML 447Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 443 / 750 page
background image
Section 12 Serial Communication Interface
Rev.6.00 Jun. 03, 2008 Page 395 of 698
REJ09B0074-0600
12.3.11
Bit Rate Register (BRR)
BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control
independently for each channel, different bit rates can be set for each channel. Table 12.2 shows
the relationships between the N setting in BRR and bit rate B for normal asynchronous mode,
clocked synchronous mode, and Smart Card interface mode. The initial value of BRR is H'FF, and
it can be read from or written to by the CPU at all times.
Table 12.2
Relationships between the N Setting in BRR and Bit Rate B
Mode
ABCS
Bit Rate
Error
0
B =
64
× 22n-1 × (N + 1)
φ × 106
Error (%) =
– 1
× 100
B
× 64 × 22n-1 × (N + 1)
φ × 106
Asynchronous
mode
1
B =
32
× 22n-1 × (N + 1)
φ × 106
Error (%) =
– 1
× 100
B
× 32 × 22n-1 × (N + 1)
φ × 106
Clocked
synchronous
mode
×
B =
8
× 22n-1 × (N + 1)
φ × 106
⎯
Smart Card
interface mode
×
B =
S
× 22n+1 × (N + 1)
φ × 106
Error (%) =
– 1
× 100
B
× S × 22n+1 × (N + 1)
φ × 106
Legend:
B:
Bit rate (bps)
N:
BRR setting for baud rate generator (0
≤ N ≤ 255)
φ:
Operating frequency (MHz)
n, S: Determined by the SMR settings shown in the following tables.
×:
Don’t care
SMR Setting
SMR Setting
CKS1
CKS0
Clock Source
n
BCP1
BCP0
S
0
0
φ
0
0
0
32
0
1
φ/4
1
0
1
64
1
0
φ/16
2
1
0
372
1
1
φ/64
3
1
1
256
Table 12.3 shows sample N settings in BRR in normal asynchronous mode. Table 12.4 shows the
maximum bit rate for each frequency in normal asynchronous mode. Table 12.6 shows sample N
settings in BRR in clocked synchronous mode. Table 12.8 shows sample N settings in BRR in
Smart Card interface mode. In Smart Card interface mode, S (the number of basic clock periods in
a 1-bit transfer interval) can be selected. For details, see section 12.7.5, Receive Data Sampling



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com