| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2218 数据表(PDF) 28 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2218 数据表(HTML) 28 Page - Renesas Technology Corp |
|
28 / 750 page ![]() Rev.6.00 Jun. 03, 2008 Page xxvi of xlvi REJ09B0074-0600 20.1.4 Extended Module Stop Register (EXMDLSTP) ..................................................617 20.2 Medium-Speed Mode ........................................................................................................617 20.3 Sleep Mode........................................................................................................................618 20.3.1 Transition to Sleep Mode .....................................................................................618 20.3.2 Exiting Sleep Mode ..............................................................................................618 20.4 Software Standby Mode ....................................................................................................619 20.4.1 Transition to Software Standby Mode..................................................................619 20.4.2 Clearing Software Standby Mode ........................................................................619 20.4.3 Setting Oscillation Stabilization Time after Clearing Software Standby Mode ...620 20.4.4 Software Standby Mode Application Example ....................................................620 20.5 Hardware Standby Mode ...................................................................................................621 20.5.1 Transition to Hardware Standby Mode ................................................................621 20.5.2 Clearing Hardware Standby Mode .......................................................................621 20.5.3 Hardware Standby Mode Timing .........................................................................622 20.5.4 Hardware Standby Mode Timings........................................................................622 20.6 Module Stop Mode ............................................................................................................623 20.7 Watch Mode ......................................................................................................................624 20.7.1 Transition to Watch Mode....................................................................................624 20.7.2 Exiting Watch Mode ............................................................................................624 20.8 Subsleep Mode ..................................................................................................................625 20.8.1 Transition to Sleep Mode .....................................................................................625 20.8.2 Exiting Subsleep Mode ........................................................................................625 20.9 Subactive Mode .................................................................................................................626 20.9.1 Transition to Subactive Mode ..............................................................................626 20.9.2 Exiting Subactive Mode .......................................................................................626 20.10 Direct Transitions ..............................................................................................................627 20.10.1 Direct Transitions from High-Speed Mode to Subactive Mode ...........................627 20.10.2 Direct Transitions from Subactive Mode to High-Speed Mode ...........................627 20.11 φ Clock Output Disabling Function...................................................................................627 20.12 Usage Notes.......................................................................................................................628 20.12.1 I/O Port Status ......................................................................................................628 20.12.2 Current Dissipation during Oscillation Stabilization Wait Period........................628 20.12.3 Flash Memory Module Stop .................................................................................628 20.12.4 DMAC Module Stop ............................................................................................628 20.12.5 On-Chip Peripheral Module Interrupt ..................................................................628 20.12.6 Entering Subactive/Watch Mode and DMAC and DTC Module Stop.................629 20.12.7 Writing to MSTPCR.............................................................................................629 Section 21 List of Registers ..............................................................................................631 21.1 Register Addresses (Address Order) .................................................................................632 21.2 Register Bits ......................................................................................................................640 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |