H8SSLASH2218 datasheet(85/750 Pages) RENESAS

85 / 750 page

Section 2 CPU

Rev.6.00 Jun. 03, 2008 Page 37 of 698

REJ09B0074-0600

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions

uses an 8-bit absolute address included in the instruction code to specify a memory operand

that contains a branch address. In advanced mode the operand is a 32-bit longword operand,

providing a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is

regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF.

Note that the first part of this range is also the exception vector table.

• Stack Structure

In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine

call, and the PC, condition-code register (CCR), and extended control register (EXR) are

pushed onto the stack in exception handling, they are stored as shown in figure 2.4. When EXR

is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.

(24 bits)

EXR*1

Reserved*1 *3

CCR

(24 bits)

Reserved

(a) Subroutine Branch

(b) Exception Handling

When EXR is not used, it is not stored on the stack.

SP when EXR is not used.

Ignored when returning.

Notes: 1.

( SP*2

)

Figure 2.4 Stack Structure in Advanced Mode

H8S/2218 数据表(PDF) 85 Page - Renesas Technology Corp