数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

H8S/2218 数据表(PDF) 449 Page - Renesas Technology Corp

部件名 H8S/2218
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  750 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2218 数据表(HTML) 449 Page - Renesas Technology Corp

Back Button H8S/2218 Datasheet HTML 445Page - Renesas Technology Corp H8S/2218 Datasheet HTML 446Page - Renesas Technology Corp H8S/2218 Datasheet HTML 447Page - Renesas Technology Corp H8S/2218 Datasheet HTML 448Page - Renesas Technology Corp H8S/2218 Datasheet HTML 449Page - Renesas Technology Corp H8S/2218 Datasheet HTML 450Page - Renesas Technology Corp H8S/2218 Datasheet HTML 451Page - Renesas Technology Corp H8S/2218 Datasheet HTML 452Page - Renesas Technology Corp H8S/2218 Datasheet HTML 453Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 449 / 750 page
background image
Section 12 Serial Communication Interface
Rev.6.00 Jun. 03, 2008 Page 401 of 698
REJ09B0074-0600
Table 12.6
BRR Settings for Various Bit Rates (Clocked Synchronous Mode)
Operating Frequency
φ (MHz)
2
4
6
8
10
16
20
24
Bit Rate
(bps)
n
N
n
N
n
N
n
N
n
N
n
N
n
N
n
N
110
3
70
—
—
250
2
124
2
249
3
124
—
—
3
249
500
1
249
2
124
2
249
—
—
3
124
—
—
—
—
1 k
1
124
1
249
2
124
—
—
2
249
—
—
—
—
2.5 k
0
199
1
99
1
149
1
199
1
249
2
99
2
124
2
149
5 k
0
99
0
199
1
74
1
99
1
124
1
199
1
249
2
74
10 k
0
49
0
99
0
149
0
199
0
249
1
99
1
124
1
149
25 k
0
19
0
39
0
59
0
79
0
99
0
159
0
199
0
239
50 k
0
9
0
19
0
29
0
39
0
49
0
79
0
99
0
119
100 k
0
4
0
9
0
14
0
19
0
24
0
39
0
49
0
59
250 k
0
1
0
3
0
5
0
7
0
9
0
15
0
19
0
23
500 k
0
0*
0
1
0
2
0
3
0
4
0
7
0
9
0
11
1 M
0
0*
0
1
0
3
0
4
0
5
2 M
0
0*
0
1
0
2
2.5 M
0
0*
0
1
—
—
4 M
0
0*
5 M
0
0*
—
—
6 M
0
0*
Legend:
Blank: Cannot be set.
—:
Can be set, but there will be a degree of error.
*:
Continuous transfer is not possible.
Table 12.7
Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)
φ (MHz)
External Input
Clock (MHz)
Maximum Bit
Rate (Mbps)
φ (MHz)
External Input
Clock (MHz)
Maximum Bit
Rate (Mbps)
2
0.333
0.333
14
2.333
2.333
4
0.667
0.667
16
2.667
2.667
6
1.000
1.000
18
3.000
3.000
8
1.333
1.333
20
3.333
3.333
10
1.667
1.667
24
4.000
4.000
12
2.000
2.000
Note:
In this LSI, operating frequency
φ must be 6 MHz or greater.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com