H8SLASH3021 datasheet(115/712 Pages) RENESAS

115 / 712 page

5. Interrupt Controller

Rev.2.00 Mar. 22, 2007 Page 91 of 684

REJ09B0352-0200

5.2.5

IRQ Sense Control Register (ISCR)

ISCR is an 8-bit readable/writable register that selects level sensing or falling-edge sensing of the

inputs at pins

IRQ

5, IRQ4, IRQ1, and IRQ0

Bit

Initial value

Read/Write

—

R/W

These bits select level sensing or falling-edge

sensing for IRQ5 and IRQ4 interrupts

—

R/W

IRQ5SC

R/W

IRQ4SC

R/W

—

R/W

—

R/W

IRQ1SC

R/W

IRQ0SC

R/W

IRQ and IRQ sense control

These bits select level sensing or falling-edge

sensing for IRQ1 and IRQ0 interrupts

IRQ and IRQ sense control

Reserved bits

ISCR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7, 6, 3, and 2—Reserved: These bits are readable/writable and do not affect selection of

level sensing or falling-edge sensing.

Bits 5, 4, 1, and 0—IRQ

5, IRQ4, IRQ1,,and IRQ0 Sense Control (IRQ5SC, IRQ4SC, IRQ1SC,

IRQ0SC): These bits selects whether interrupts IRQ

5, IRQ4, IRQ1, IRQ0 are requested by level

sensing of pins

IRQ

5, IRQ4, IRQ1, IRQ0 or by falling-edge sensing.

Bits 5, 4, 1, and 0

IRQ5SC, IRQ4SC,

IRQ1SC, IRQ0SC

Description

Interrupts are requested when

IRQ

5, IRQ4, IRQ1, IRQ0

inputs are low

(Initial value)

Interrupts are requested by falling-edge input at

IRQ

4, IRQ1, IRQ0

H8/3021 数据表(PDF) 115 Page - Renesas Technology Corp

H8/3021 数据表(HTML) 115 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载