SH7708 datasheet(196/633 Pages) RENESAS

196 / 633 page

178

9.9

WDT Registers

9.9.1

Watchdog Timer Counter (WTCNT)

The watchdog timer counter (WTCNT) is an 8-bit read/write counter that increments on the

selected clock. When an overflow occurs, it generates a reset in watchdog timer mode and an

interrupt in interval time mode. Its address is H'FFFFFF84. The WTCNT counter is initialized to

H'00 only by a power-on reset through the RESET pin. Use a word access to write to the WTCNT

counter, with H'5A in the upper byte. Use a byte access to read WTCNT.

Bit:

Initial value:

R/W:

R/W

9.9.2

Watchdog Timer Control/Status Register (WTCSR)

The watchdog timer control/status register (WTCSR) is an 8-bit read/write register composed of

bits to select the clock used for the count, bits to select the timer mode, and overflow flags. Its

address is H'FFFFFF86. The WTCSR register is initialized to H'00 only by a power-on reset

through the RESET pin. When a WDT overflow causes an internal reset, the WTCSR retains its

value. When used to count the clock settling time for canceling a standby, it retains its value after

counter overflow. Use a word access to write to the WTCSR counter, with H'A5 in the upper byte.

Use a byte access to read WTCSR.

Bit:

TME

WT/

RSTS

WOVF

IOVF

CKS2

CKS1

CKS0

Initial value:

R/W:

R/W

Bit 7—Timer Enable (TME): Starts and stops timer operation. Clear this bit to 0 when using the

WDT in standby mode or when changing the clock frequency.

Bit 7: TME

Description

Timer disabled: Count-up stops and WTCNT value is retained

(Initial value)

Timer enabled

SH7708 数据表(PDF) 196 Page - Renesas Technology Corp

SH7708 数据表(HTML) 196 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载