H8SLASH3003 datasheet(636/715 Pages) RENESAS

636 / 715 page

TCR0—Timer Control Register 0

H'64

ITU0

Bit

Initial value

Read/Write

—

CCLR1

R/W

CCLR0

R/W

CKEG1

R/W

CKEG0

R/W

TPSC0

R/W

TPSC2

R/W

TPSC1

R/W

Timer prescaler 2 to 0

Clock edge 1 and 0

Counter clear 1 and 0

TCNT is not cleared

TCNT is cleared by GRB compare match or input capture

Synchronous clear:

Bit 6

Bit 5

TCNT Clear Source

CCLR1 CCLR0

TCNT is cleared by GRA compare match or input capture

Rising edges counted

Both edges counted

Bit 4

Bit 3

—

Counted Edges of External Clock

CKEG1 CKEG0

Falling edges counted

TPSC2

TCNT Clock Source

Internal clock: ø

Internal clock: ø/2

Internal clock: ø/4

Internal clock: ø/8

External clock A: TCLKA input

External clock B: TCLKB input

External clock C: TCLKC input

Bit 2

TPSC1

Bit 1

TPSC0

Bit 0

External clock D: TCLKD input

TCNT is cleared in synchronization

with other synchronized timers

618

H8/3003 数据表(PDF) 636 Page - Renesas Technology Corp

H8/3003 数据表(HTML) 636 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载