| 数据搜索系统,热门电子元器件搜索 |
|
H8/3003 数据表(PDF) 155 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3003 数据表(HTML) 155 Page - Renesas Technology Corp |
|
155 / 715 page ![]() 7.1.3 Input/Output Pins Table 7-1 summarizes the refresh controller’s input/output pins. Table 7-1 Refresh Controller Pins Signal Pin Name Abbr. I/O Function RFSH Refresh RFSH Output Goes low during refresh cycles; used to refresh DRAM and PSRAM HWR Upper write/upper column UW/UCAS Output Connects to the UW pin of 2WE address strobe DRAM or UCAS pin of 2CAS DRAM LWR Lower write/lower column LW/LCAS Output Connects to the LW pin of 2WE DRAM address strobe or LCAS pin of 2CAS DRAM RD Column address strobe/ CAS/WE Output Connects to the CAS pin of 2WE write enable DRAM or WE pin of 2CAS DRAM CS3 Row address strobe RAS Output Connects to the RAS pin of DRAM 7.1.4 Register Configuration Table 7-2 summarizes the refresh controller’s registers. Table 7-2 Refresh Controller Registers Address* Name Abbreviation R/W Initial Value H'FFAC Refresh control register RFSHCR R/W H'02 H'FFAD Refresh timer control/status register RTMCSR R/W H'07 H'FFAE Refresh timer counter RTCNT R/W H'00 H'FFAF Refresh time constant register RTCOR R/W H'FF Note: * Lower 16 bits of the address. 137 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |