数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3003 数据表(PDF) 216 Page - Renesas Technology Corp

部件名 H8/3003
功能描述  microcontroller (MCU)
PDF  715 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3003 数据表(HTML) 216 Page - Renesas Technology Corp

Back Button H8/3003 Datasheet HTML 212Page - Renesas Technology Corp H8/3003 Datasheet HTML 213Page - Renesas Technology Corp H8/3003 Datasheet HTML 214Page - Renesas Technology Corp H8/3003 Datasheet HTML 215Page - Renesas Technology Corp H8/3003 Datasheet HTML 216Page - Renesas Technology Corp H8/3003 Datasheet HTML 217Page - Renesas Technology Corp H8/3003 Datasheet HTML 218Page - Renesas Technology Corp H8/3003 Datasheet HTML 219Page - Renesas Technology Corp H8/3003 Datasheet HTML 220Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 715 page
background image
8.4.2 I/O Mode
I/O mode can be selected independently for each channel.
One byte or word is transferred at each transfer request in I/O mode. A designated number of
these transfers are executed. One address is specified in the memory address register (MAR), the
other in the I/O address register (IOAR). The direction of transfer is determined automatically
from the activation source. The transfer is from the address specified in IOAR to the address
specified in MAR if activated by an SCI receive-data-full interrupt, and from the address specified
in MAR to the address specified in IOAR otherwise.
Table 8-6 indicates the register functions in I/O mode.
Table 8-6 Register Functions in I/O Mode
Function
Activated by
SCI Receive-
Data-Full
Other
Register
Interrupt
Activation
Initial Setting
Operation
Destination
Source
Destination or
Incremented or
address
address
source address
decremented
register
register
once per transfer
Source
Destination
Source or
Held fixed
address
address
destination
register
register
address
Transfer counterNumber of
Decremented
transfers
once per
transfer until
H'0000 is
reached and
transfer ends
Legend
MAR:
Memory address register
IOAR: I/O address register
ETCR: Execute transfer count register
MAR and IOAR specify the source and destination addresses. MAR specifies a 24-bit source or
destination address, which is incremented or decremented as each byte or word is transferred.
IOAR specifies the lower 8 bits of a fixed address. The upper 16 bits are all 1s. IOAR is not
incremented or decremented.
Figure 8-2 illustrates how I/O mode operates.
23
0
MAR
All 1s
IOAR
23
0
15
0
ETCR
7
198



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com