H8SLASH3003 datasheet(273/715 Pages) RENESAS

273 / 715 page

Port 8 Data Direction Register (P8DDR): P8DDR is an 8-bit write-only register that can select

input or output for each pin in port 8.

When bits in P8DDR bit are set to 1, P84 to P81 become CS0 to CS3 output pins and P80 becomes

a generic output pin. When bits in P8DDR are cleared to 0, the corresponding pins become input

pins.

P8DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P8DDR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode

it retains its previous setting, so if a P8DDR bit is set to 1, the corresponding pin maintains its

output state in software standby mode.

Port 8 Data Register (P8DR): P8DR is an 8-bit readable/writable register that stores data for pins

P84 to P80.

When a bit in P8DDR is set to 1, if port 8 is read the value of the corresponding P8DR bit is

returned directly. When a bit in P8DDR is cleared to 0, if port 8 is read the corresponding pin level

is read.

Bits 7 to 5 are reserved. They cannot be modified and always read 1.

P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software standby mode it

retains its previous setting.

Bit

Initial value

Read/Write

—

P8 DDR

Reserved bits

Port 8 data direction 4 to 0

These bits select input or

output for port 8 pins

Bit

Initial value

Read/Write

—

R/W

Reserved bits

Port 8 data 4 to 0

These bits store data

for port 8 pins

255

H8/3003 数据表(PDF) 273 Page - Renesas Technology Corp

H8/3003 数据表(HTML) 273 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载