| 数据搜索系统,热门电子元器件搜索 |
|
H8/3028F 数据表(PDF) 669 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F 数据表(HTML) 669 Page - Renesas Technology Corp |
|
669 / 923 page ![]() Rev. 2.00, 09/03, page 639 of 890 Bit 6—Reserved: This bit can be written and read. Bit 5—Module Standby L5 (MSTPL5): Selects whether to place the DRAM interface in standby. Bit 5 MSTPL5 Description 0 DRAM interface operates normally (Initial value) 1 DRAM interface is in standby state Bit 4—Module Standby L4 (MSTPL4): Selects whether to place the 16-bit timer in standby. Bit 4 MSTPL4 Description 0 16-bit timer operates normally (Initial value) 1 16-bit timer is in standby state Bit 3—Module Standby L3 (MSTPL3): Selects whether to place 8-bit timer channels 0 and 1 in standby. Bit 3 MSTPL3 Description 0 8-bit timer channels 0 and 1 operate normally (Initial value) 1 8-bit timer channels 0 and 1 are in standby state Bit 2—Module Standby L2 (MSTPL2): Selects whether to place 8-bit timer channels 2 and 3 in standby. Bit 2 MSTPL2 Description 0 8-bit timer channels 2 and 3 operate normally (Initial value) 1 8-bit timer channels 2 and 3 are in standby state Bit 1—Reserved: This bit can be written and read. Bit 0—Module Standby L0 (MSTPL0): Selects whether to place the A/D converter in standby. Bit 0 MSTPL0 Description 0 A/D converter operates normally (Initial value) 1 A/D converter is in standby state |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |