数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5122D-RDRUM 数据表(PDF) 113 Page - ATMEL Corporation

部件名 AT89C5122D-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 113 Page - ATMEL Corporation

Back Button AT89C5122D-RDRUM Datasheet HTML 109Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 110Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 111Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 112Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 113Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 114Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 115Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 116Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 117Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 208 page
background image
113
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
USB Interrupt System
Interrupt System Priorities
Figure 62.
USB Interrupt Control System
Interrupt Control System
As shown in Figure 63, many events can produce a USB interrupt:
TXCMPL: Transmitted In Data (Table 70 on page 119). This bit is set by hardware
when the Host accept a In packet.
RXOUTB0: Received Out Data Bank 0 (Table 70 on page 119). This bit is set by
hardware when an Out packet is accepted by the endpoint and stored in bank 0.
RXOUTB1: Received Out Data Bank 1 (only for Ping-Pong endpoints) (Table 70 on
page 119). This bit is set by hardware when an Out packet is accepted by the
endpoint and stored in bank 1.
RXSETUP: Received Setup (Table 70 on page 119). This bit is set by hardware
when an SETUP packet is accepted by the endpoint.
NAKIN and NAKOUT: These bits are set by hardware when a Nak Handshake has
been received on the corresponding endpoint. These bits are cleared by software.
STLCRC: STALLED (only for Control, Bulk and Interrupt endpoints) (Table on page
120). This bit is set by hardware when a STALL handshake has been sent as
requested by STALLRQ, and is reset by hardware when a SETUP packet is
received.
SOFINT: Start Of Frame Interrupt (Table 65 on page 116). This bit is set by
hardware when a USB start of frame packet has been received.
WUPCPU: Wake-Up CPU Interrupt (Table 65 on page 116). This bit is set by
hardware when a USB resume is detected on the USB bus, after a SUSPEND state.
SPINT: Suspend Interrupt (Table 65 on page 116). This bit is set by hardware when
a USB suspend is detected on the USB bus.
EUSB
IEN1.6
EA
IEN0.7
USB
Controller
IPH/L
Interrupt Enable
Lowest Priority Interrupts
Priority Enable
00
01
10
11
D+
D-
Table 63.
Priority Levels
IPHUSB
IPLUSB
USB Priority Level
0
0
0 Lowest
01
1
10
2
1
1
3 Highest



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com