AT89C5122D-RDRUM datasheet(117/208 Pages) ATMEL

117 / 208 page

117

AT83R5122, AT8xC5122/23

4202F–SCR–07/2008

Reset Value = 0001 0000b

Reset Value = 1000 0000b

Table 66.

USB Global Interrupt Enable Register - USBIEN (S:BEh)

43210

EWUPCPU

EEORINT

ESOFINT

ESPINT

Bit Number

Bit

Mnemonic

Description

7 - 6

Reserved

The value read from these bits is always 0. Do not change these bits.

5EWUPCPU

Enable Wake-up CPU Interrupt

Set this bit to enable Wake-up CPU Interrupt.

Clear this bit to disable Wake-up CPU Interrupt.

EEORINT

Enable End of Reset Interrupt

Set this bit to enable End of Reset Interrupt. This bit is set after reset.

Clear this bit to disable End of Reset Interrupt.

3ESOFINT

Enable SOF Interrupt

Set this bit to enable SOF Interrupt.

Clear this bit to disable SOF Interrupt.

2-1

Reserved

The value read from these bits is always 0. Do not change these bits.

0ESPINT

Enable Suspend Interrupt

Set this bit to enable Suspend Interrupts (See Table 65 on page 116).

Clear this bit to disable Suspend Interrupts.

Table 67.

USB Address Register - USBADDR (S:C6h)

765

43210

FEN

UADD6

UADD5

UADD4

UADD3

UADD2

UADD1

UADD0

Bit

Number

Bit

Mnemonic

Description

7FEN

Function Enable

Set this bit to enable the function. FADD is reset to 1.

Cleared this bit to disable the function.

6-0

UADD[6:0]

USB Address

This field contains the default address (0) after power-up or USB bus reset.

It should be written with the value set by a SET_ADDRESS request received by

the device firmware.

AT89C5122D-RDRUM 数据表(PDF) 117 Page - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 117 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载