AT89C5122D-RDRUM datasheet(124/208 Pages) ATMEL

124 / 208 page

124

AT83R5122, AT8xC5122/23

4202F–SCR–07/2008

Serial I/O Port

The serial I/O port in the AT83R5122, AT8xC5122/23 is compatible with the serial I/O

port in the 80C52.

The I/O port provides both synchronous and asynchronous communication modes. It

operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-

duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur

simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

•

Framing error detection

•

Automatic address recognition

Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (Modes 1, 2

and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON regis-

ter (See Figure 64).

Figure 64.

Framing Error Block Diagram

When this feature is enabled, the receiver checks each incoming data frame for a valid

stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous

transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in

SCON register (See Figure 69 on page 128) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set,

only software or a reset can clear FE bit. Subsequently received frames with valid stop

bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the

last data bit (See Figure 65 and Figure 66).

Figure 65.

UART Timings in Mode 1

RB8

TB8

REN

SM2

SM1

SM0/FE

IDL

GF0

GF1

POF

SMOD0

SMOD1

To UART Framing Error Control

SM0 to UART Mode Control (SMOD0 = 0)

Set FE Bit if Stop Bit is 0 (Framing Error) (SMOD0 = 1)

SCON (98h)

PCON (87h)

Data Byte

SMOD0=X

Stop

Bit

Start

Bit

RXD

SMOD0=1

AT89C5122D-RDRUM 数据表(PDF) 124 Page - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 124 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载