数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

XIO2000AI 数据表(PDF) 117 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

部件名 XIO2000AI
功能描述  PCI Express to PCI Bus Translation Bridge
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
网页  http://www.taosinc.com
标志 TAOS - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

XIO2000AI 数据表(HTML) 117 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Back Button XIO2000AI Datasheet HTML 113Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 114Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 115Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 116Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 117Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 118Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 119Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 120Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 121Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 159 page
background image
PCI Express Extended Configuration Space
107
April 2007 Revised October 2008
SCPS155C
5.13 Secondary Error Capabilities and Control Register
The secondary error capabilities and control register allows the system to monitor and control the secondary
advanced error reporting capabilities. See Table 5−11 for a complete description of the register contents.
PCI Express extended register offset:
138h
Register type:
Read-only
Default value:
0000 0000h
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 5−11. Secondary Error Capabilities and Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:5
RSVD
R
Reserved. Returns 000 0000 0000 0000 0000 0000 0000b when read.
4:0†
SEC_FIRST_ERR
RU
First error pointer. This 5-bit value reflects the bit position within the secondary uncorrectable
error status register (offset 12Ch, see Section 5.10) corresponding to the class of the first error
condition that was detected.
† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com