XIO2000AI datasheet(40/159 Pages) TAOS

40 / 159 page

Feature/Protocol Descriptions

April 2007 Revised October 2008

SCPS155C

The PCI bus signals attached to the VCCP clamping voltage are identified in the following list:

•

In Table 2−9, Clock Terminals, the terminal names include CLK and CLKOUT6:0.

•

In Table 2−10, PCI System Terminals, all terminal names except for PME

•

In Table 2−12, Miscellaneous Terminals, the terminal names include SERIRQ, M66EN, and LOCK.

3.4.3 PCI Bus Clock Run

The bridge supports the clock run protocol as specified in the PCI Mobile Design Guide. When the clock run

protocol is enabled, the bridge assumes the role of the central resource master.

To enable the clock run function, terminal B15 (CLKRUN_EN) is asserted high. Then, terminal T05 (GPIO0)

is enabled as the CLKRUN signal. An external pullup resistor must be provided to prevent the CLKRUN signal

from floating. To verify the operational status of the PCI bus clocks, bit 0 (SEC_CLK_STATUS) in the clock

run status register at offset DAh (see Section 4.68) is read.

Since the bridge has several unique features associated with the PCI bus interface, the system designer must

consider the following interdependencies between these features and the CLKRUN feature:

If the system designer chooses to generate the PCI bus clock externally, then the CLKRUN mode of the

bridge must be disabled. The central resource function within the bridge only operates as a CLKRUN

master and does not support the CLKRUN slave mode.

If the central resource function has stopped the PCI bus clocks, then the bridge still detects INTx state

changes and will generate and send PCI Express messages upstream.

If the serial IRQ interface is enabled and the central resource function has stopped the PCI bus clocks,

then any PCI bus device that needs to report an IRQ interrupt asserts CLKRUN to start the bus clocks.

When a PCI bus device asserts CLKRUN, the central resource function turns on PCI bus clocks for a

minimum of 512 cycles.

If the serial IRQ function detects an IRQ interrupt, then the central resource function keeps the PCI bus

clocks running until the IRQ interrupt is cleared by software.

If the central resource function has stopped the PCI bus clocks and the bridge receives a downstream

transaction that is forwarded to the PCI bus interface, then the bridge asserts CLKRUN to start the bus

clocks.

The central resource function is reset by PCI bus reset (PRST) assuring that clocks are present during

PCI bus resets.

3.4.4 PCI Bus External Arbiter

The bridge supports an external arbiter for the PCI bus. Terminal A15 (EXT_ARB_EN), when asserted high,

enables the use of an external arbiter.

When an external arbiter is enabled, GNT0 is connected to the external arbiter as the REQ for the bridge.

Likewise, REQ0 is connected to the external arbiter as the GNT for the bridge.

All internal port arbitration features are disabled when an external arbiter is enabled. 128-phase, weighted

round-robin (WRR) time-based arbitration, bus parking, arbiter time-out, tier select, and request masking

modes have no effect if an external arbiter is enabled.

XIO2000AI 数据表(PDF) 40 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

XIO2000AI 数据表(HTML) 40 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载