| 数据搜索系统,热门电子元器件搜索 |
|
XIO2000AI 数据表(PDF) 28 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS |
|
|
|||||||||||||||||||||||||||||
XIO2000AI 数据表(HTML) 28 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS |
|
28 / 159 page ![]() Introduction 18 April 2007 Revised October 2008 SCPS155C Table 2−8. PCI Express Terminals SIGNAL GZZ/ ZZZ BALL # ZHC BALL # ZHH BALL # I/O TYPE CELL TYPE CLAMP RAIL EXTERNAL PARTS DESCRIPTION PERST J17 H14 H12 I LV CMOS VDD_33_ COMBIO − PCI Express reset input. The PERST signal identifies when the system power is stable and generates an internal power on reset. Note: The PERST input buffer has hysteresis. REF0_PCIE REF1_PCIE L16 L17 K14 J13 J14 J13 I/O BIAS − External resistor External reference resistor + and − terminals for setting TX driver current. An external resistor is connected between terminals L16 and L17. RXP RXN E17 E16 E13 E14 E14 E13 DI HS DIFF IN VSS − High-speed receive pair. RXP and RXN comprise the differential receive pair for the single PCI Express lane supported. TXP TXN H17 H16 G14 G13 G14 G13 DO HS DIFF OUT VDD_15 Series capacitors High-speed transmit pair. TXP and TXN comprise the differential transmit pair for the single PCI Express lane supported. WAKE M16 L14 K14 O LV CMOS VDD_33_ COMBIO − Wake is an active low signal that is driven low to reactivate the PCI Express link hierarchy’s main power rails and reference clocks. Note: Since WAKE is an open-drain output buffer, a system side pullup resistor is required. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |