数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

XIO2000AI 数据表(PDF) 47 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

部件名 XIO2000AI
功能描述  PCI Express to PCI Bus Translation Bridge
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
网页  http://www.taosinc.com
标志 TAOS - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

XIO2000AI 数据表(HTML) 47 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Back Button XIO2000AI Datasheet HTML 43Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 44Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 45Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 46Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 47Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 48Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 49Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 50Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS XIO2000AI Datasheet HTML 51Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 159 page
background image
Feature/Protocol Descriptions
37
April 2007 Revised October 2008
SCPS155C
Bridge
REQ
REQ0
REQ1
REQ2
Bridge
GNT
GNT0
GNT1
GNT2
Isoc Ref
Clock
Port Arb
Table
PCI Bus
33
000
2
22
21
111
3
3
3
000
2
222
1
Bridge
Device 1‡
Device 0
Device 2
Bridge
Device 1
Figure 3−5. PCI Bus Timing
3.6
Configuration Register Translation
PCI Express configuration register transactions received by the bridge are decoded based on the transaction’s
destination ID. These configuration transactions can be broken into three subcategories: type 0 transactions,
type 1 transactions that target the secondary bus, and type 1 transactions that target a downstream bus other
than the secondary bus.
PCI Express type 0 configuration register transactions always target the configuration space and are never
passed on to the secondary interface.
Type 1 configuration register transactions that target a device on the secondary bus are converted to type 0
configuration register transactions on the PCI bus. Figure 3−6 shows the address phase of a type 0
configuration transaction on the PCI bus as defined by the PCI specification.
31
16
15
11
10
8
7
2
1
0
IDSEL
Reserved
Function
Number
Register Number
0
0
Figure 3−6. Type 0 Configuration Transaction Address Phase Encoding



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com