数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MFRC522 数据表(PDF) 40 Page - NXP Semiconductors

部件名 MFRC522
功能描述  Contactless reader IC
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MFRC522 数据表(HTML) 40 Page - NXP Semiconductors

Back Button MFRC522 Datasheet HTML 36Page - NXP Semiconductors MFRC522 Datasheet HTML 37Page - NXP Semiconductors MFRC522 Datasheet HTML 38Page - NXP Semiconductors MFRC522 Datasheet HTML 39Page - NXP Semiconductors MFRC522 Datasheet HTML 40Page - NXP Semiconductors MFRC522 Datasheet HTML 41Page - NXP Semiconductors MFRC522 Datasheet HTML 42Page - NXP Semiconductors MFRC522 Datasheet HTML 43Page - NXP Semiconductors MFRC522 Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 96 page
background image
MFRC522_33
© NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3 — 26 October 2009
112133
40 of 96
NXP Semiconductors
MFRC522
Contactless reader IC
9.3.1.8
Status1Reg register
Contains status bits of the CRC, interrupt and FIFO buffer.
Table 35.
Status1Reg register (address 07h); reset value: 21h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
reserved
CRCOk CRCReady
IRq
TRunning
reserved
HiAlert
LoAlert
Access
-
R
R
R
R
-
R
R
Table 36.
Status1Reg register bit descriptions
Bit Symbol
Value Description
7
reserved
-
reserved for future use
6
CRCOk
1
the CRC result is zero
for data transmission and reception, the CRCOk bit is undefined: use the
ErrorReg register’s CRCErr bit
indicates the status of the CRC coprocessor, during calculation the
value changes to logic 0, when the calculation is done correctly the
value changes to logic 1
5
CRCReady 1
the CRC calculation has finished
only valid for the CRC coprocessor calculation using the CalcCRC
command
4
IRq
-
indicates if any interrupt source requests attention with respect to the
setting of the interrupt enable bits: see the ComIEnReg and DivIEnReg
registers
3
TRunning
1
MFRC522’s timer unit is running, i.e. the timer will decrement the
TCounterValReg register with the next timer clock
Remark: in gated mode, the TRunning bit is set to logic 1 when the
timer is enabled by TModeReg register’s TGated[1:0] bits; this bit is not
influenced by the gated signal
2
reserved
-
reserved for future use
1
HiAlert
1
the number of bytes stored in the FIFO buffer corresponds to equation:
example:
FIFO length = 60, WaterLevel = 4
→ HiAlert = 1
FIFO length = 59, WaterLevel = 4
→ HiAlert = 0
0
LoAlert
1
the number of bytes stored in the FIFO buffer corresponds to equation:
example:
FIFO length = 4, WaterLevel = 4
→ LoAlert = 1
FIFO length = 5, WaterLevel = 4
→ LoAlert = 0
HiAlert
64
FIFOLength
)
(
WaterLevel
=
LoAlert
FIFOLength
WaterLevel
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com