MFRC522 datasheet(41/96 Pages) NXP

41 / 96 page

MFRC522_33

Product data sheet

PUBLIC

Rev. 3 — 26 October 2009

112133

41 of 96

NXP Semiconductors

MFRC522

Contactless reader IC

9.3.1.9

Status2Reg register

Contains status bits of the receiver, transmitter and data mode detector.

Table 37.

Status2Reg register (address 08h); reset value: 00h bit allocation

Bit

Symbol

TempSensClear

I2CForceHS

reserved

MFCrypto1On

ModemState[2:0]

Access

R/W

Table 38.

Status2Reg register bit descriptions

Bit

Symbol

Value

Description

TempSensClear

clears the temperature error if the temperature is below the

alarm limit of 125

°C

6I2CForceHS

I2C-bus input ﬁlter settings:

the I2C-bus input ﬁlter is set to the High-speed mode

independent of the I2C-bus protocol

the I2C-bus input ﬁlter is set to the I2C-bus protocol used

5 to 4

reserved

MFCrypto1On

indicates that the MIFARE Crypto1 unit is switched on and

therefore all data communication with the card is encrypted

can only be set to logic 1 by a successful execution of the

MFAuthent command

only valid in Read/Write mode for MIFARE standard cards

this bit is cleared by software

2 to 0

ModemState[2:0]

shows the state of the transmitter and receiver state

machines:

000

idle

001

wait for the BitFramingReg register’s StartSend bit

010

TxWait: wait until RF ﬁeld is present if the TModeReg

the minimum time for TxWait is deﬁned by the TxWaitReg

011

transmitting

100

RxWait: wait until RF ﬁeld is present if the TModeReg

the minimum time for RxWait is deﬁned by the

RxWaitReg register

101

wait for data

110

receiving

MFRC522 数据表(PDF) 41 Page - NXP Semiconductors

MFRC522 数据表(HTML) 41 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载