数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

EM357-RTR 数据表(PDF) 77 Page - List of Unclassifed Manufacturers

部件名 EM357-RTR
功能描述  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

EM357-RTR 数据表(HTML) 77 Page - List of Unclassifed Manufacturers

Back Button EM357-RTR Datasheet HTML 73Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 74Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 75Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 76Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 77Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 78Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 79Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 80Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 81Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 240 page
background image
EM351 / EM357
8-6
120-035X-000D
Preliminary
SCx_INTMODE
SC1_INTMODE
Serial Controller 1 Interrupt Mode Register
Address: 0x4000A854 Reset: 0x0
SC2_INTMODE
Serial Controller 2 Interrupt Mode Register
Address: 0x4000A858 Reset: 0x0
31
30
29
28
27
26
25
24
0
0
0
0
0
0
0
0
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
0
7
6
5
4
3
2
1
0
0
0
0
0
0
SC_TXIDLELEVEL
SC_TXFREELEVEL
SC_RXVALLEVEL
Bitname
Bitfield
Access
Description
SC_TXIDLELEVEL
[2]
RW
Transmitter idle interrupt mode - 0: edge triggered, 1: level triggered.
SC_TXFREELEVEL
[1]
RW
Transmit buffer free interrupt mode - 0: edge triggered, 1: level triggered.
SC_RXVALLEVEL
[0]
RW
Receive buffer has data interrupt mode - 0: edge triggered, 1: level triggered.
8.3
SPI - Master Mode
The SPI master controller has the following features:
Full duplex operation
Programmable clock frequency (12 MHz max.)
Programmable clock polarity and phase
Selectable data shift direction (either LSB or MSB first)
Receive and transmit FIFOs
Receive and transmit DMA channels
8.3.1
GPIO Usage
The SPI master controller uses the three signals:
MOSI (Master Out, Slave In) – outputs serial data from the master
MISO (Master In, Slave Out) – inputs serial data from a slave
SCLK (Serial Clock) – outputs the serial clock used by MOSI and MISO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com