数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM357-RTR 数据表(PDF) 87 Page - List of Unclassifed Manufacturers

部件名 EM357-RTR
功能描述  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

EM357-RTR 数据表(HTML) 87 Page - List of Unclassifed Manufacturers

Back Button EM357-RTR Datasheet HTML 83Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 84Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 85Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 86Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 87Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 88Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 89Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 90Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 91Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 240 page
background image
EM351 / EM357
The SPI slave controller supports various frame formats depending upon the clock polarity (SC_SPIPOL), clock
phase (SC_SPIPHA), and direction of data (SC_SPIORD) (see Table 8-6). The SC_SPIPOL, SC_SPIPHA, and
SC_SPIORD bits are defined within the SCx_SPICFG registers.
Table 8-6. SPI Slave Formats
SCx_SPICFG
SC_SPIxxx
1
MST ORD PHA POL
Frame Format
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
-
-
Same as above except LSB first instead of MSB first
1 The notation xxx means that the corresponding column header below is inserted to form the field name.
8.4.3
Operation
When the slave select (nSSEL) signal is asserted by the master, SPI transmit data is driven to the output pin
MISO, and SPI data is received from the input pin MOSI. The nSSEL pin has to be asserted to enable the
transmit serializer to drive data to the output signal MISO. A falling edge on nSSEL resets the SPI slave shift
registers.
Characters transmitted and received by the SPI slave controller are buffered in the transmit and receive FIFOs
that are both 4 entries deep. When software writes a character to the SCx_DATA register, it is pushed onto
the transmit FIFO. Similarly, when software reads from the SCx_DATA register, the character returned is
pulled from the receive FIFO. If the transmit and receive DMA channels are used, the DMA channels also write
to and read from the transmit and receive FIFOs.
Characters received are stored in the receive FIFO. Receiving characters sets the SC_SPIRXVAL bit in the
SCx_SPISTAT register, to indicate that characters can be read from the receive FIFO. Characters received
while the receive FIFO is full are dropped, and the SC_SPIRXOVF bit in the SCx_SPISTAT register is set. The
receive FIFO hardware generates the INT_SCRXOVF interrupt, but the DMA register will not indicate the error
8-16
120-035X-000D
Preliminary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com