ADP5050ACPZ-R7 datasheet(28/60 Pages) AD

部件名	ADP5050ACPZ-R7

功能描述	5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator

PDF	60 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

28 / 60 page

ADP5050

Data Sheet

Rev. 0 | Page 28 of 60

I2C INTERFACE TIMING DIAGRAMS

Figure 59 shows the timing diagram for the I2C write operation.

Figure 60 shows the timing diagram for the I2C read operation.

The subaddress is used to select one of the user registers in the

ADP5050. The ADP5050 sends data to and from the register

specified by the subaddress.

SCL

CHIP ADDRESS

SDA

SUBADDRESS

WRITE DATA

R/W

NOTES

1. MAXIMUM SCL FREQUENCY IS 400kHz.

2. NO RESPONSE TO GENERAL CALLS.

OUTPUT BY PROCESSOR

OUTPUT BY ADP5050

Figure 59. I2C Write to Register

SCL

CHIP ADDRESS

SDA

SUBADDRESS

CHIP ADDRESS

READ DATA

NOTES

1. MAXIMUM SCL FREQUENCY IS 400kHz.

2. NO RESPONSE TO GENERAL CALLS.

OUTPUT BY PROCESSOR

OUTPUT BY ADP5050

R/W

Figure 60. I2C Read from Register

ADP5050ACPZ-R7 数据表(PDF) 28 Page - Analog Devices

ADP5050ACPZ-R7 数据表(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

ADP5050ACPZ-R7 数据表(PDF) 28 Page - Analog Devices

ADP5050ACPZ-R7 数据表(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载