数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP5050ACPZ-R7 数据表(PDF) 50 Page - Analog Devices

部件名 ADP5050ACPZ-R7
功能描述  5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP5050ACPZ-R7 数据表(HTML) 50 Page - Analog Devices

Back Button ADP5050ACPZ-R7 Datasheet HTML 46Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 47Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 48Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 49Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 50Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 51Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 52Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 53Page - Analog Devices ADP5050ACPZ-R7 Datasheet HTML 54Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 60 page
background image
ADP5050
Data Sheet
Rev. 0 | Page 50 of 60
REGISTER 11: PWRGD_MASK (CHANNEL MASK
CONFIGURATION FOR PWRGD PIN), ADDRESS 0x0B
Register 11 is used to mask or unmask the power-good status of
Channel 1 to Channel 4; when unmasked, a power-good failure
on any of these channels triggers the PWRGD pin. The output
of the PWRGD pin represents the logical AND of all unmasked
PWRGD signals; that is, the PWRGD pin is pulled low by any
PWRGD signal failure. There is a 1 ms validation delay time
before the PWRGD pin goes high. The default value for the
power-good mask configuration can be programmed by factory
fuse (mask function enabled or disabled for all four buck
regulators).
Table 39. Register 11 Bit Assignments
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
MASK_CH4
MASK_CH3
MASK_CH2
MASK_CH1
Table 40. PWRGD_MASK Register, Bit Function Descriptions
Bits
Bit Name
Access
Description
[7:4]
Reserved
R/W
Reserved.
3
MASK_CH4
R/W
The default value can be programmed by factory fuse.
0 = mask power-good status of Channel 4.
1 = output power-good status of Channel 4 to the PWRGD pin.
2
MASK_CH3
R/W
The default value can be programmed by factory fuse.
0 = mask power-good status of Channel 3.
1 = output power-good status of Channel 3 to the PWRGD pin.
1
MASK_CH2
R/W
The default value can be programmed by factory fuse.
0 = mask power-good status of Channel 2.
1 = output power-good status of Channel 2 to the PWRGD pin.
0
MASK_CH1
R/W
The default value can be programmed by factory fuse.
0 = mask power-good status of Channel 1.
1 = output power-good status of Channel 1 to the PWRGD pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com