| 数据搜索系统,热门电子元器件搜索 |
|
ADP5050ACPZ-R7 数据表(PDF) 44 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP5050ACPZ-R7 数据表(HTML) 44 Page - Analog Devices |
|
44 / 60 page ![]() ADP5050 Data Sheet Rev. 0 | Page 44 of 60 REGISTER 5: DVS_CFG (DVS CONFIGURATION FOR CHANNEL 1 AND CHANNEL 4), ADDRESS 0x05 Register 5 is used to configure dynamic voltage scaling (DVS) for Channel 1 and Channel 4 (see the Dynamic Voltage Scaling (DVS) section). Table 27. Register 5 Bit Assignments Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reserved DVS4_ON DVS4_INTVAL[1:0] Reserved DVS1_ON DVS1_INTVAL[1:0] Table 28. DVS_CFG Register, Bit Function Descriptions Bits Bit Name Access Description 7 Reserved R/W Reserved. 6 DVS4_ON R/W 0 = disable DVS for Channel 4 (default). 1 = enable DVS for Channel 4. [5:4] DVS4_INTVAL[1:0] R/W These bits configure the DVS interval for Channel 4. 00 = 62.5 µs (default). 01 = 31.2 µs. 10 = 15.6 µs. 11 = 7.8 µs. 3 Reserved R/W Reserved. 2 DVS1_ON R/W 0 = disable DVS for Channel 1 (default). 1 = enable DVS for Channel 1. [1:0] DVS1_INTVAL[1:0] R/W These bits configure the DVS interval for Channel 1. 00 = 62.5 µs (default). 01 = 31.2 µs. 10 = 15.6 µs. 11 = 7.8 µs. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |