ADP5050ACPZ-R7 datasheet(45/60 Pages) AD

45 / 60 page

Data Sheet

ADP5050

Rev. 0 | Page 45 of 60

OUTPUT DISCHARGE FUNCTION CONFIGURATION),

ADDRESS 0x06

discharge switch setting for Channel 1 to Channel 4. The

PSMx_ON bit setting for each channel is in effect when the

SYNC/MODE pin is high (or when SYNC/MODE is configured

as a clock input or output). When the SYNC/MODE pin is low,

all channels are forced to work in automatic PWM/PSM mode,

and the PSMx_ON settings in this register are ignored. The default

value for the output discharge function can be programmed by

factory fuse (output discharge function enabled or disabled for

all four buck regulators).

Table 29. Register 6 Bit Assignments

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

DSCG4_ON

DSCG3_ON

DSCG2_ON

DSCG1_ON

PSM4_ON

PSM3_ON

PSM2_ON

PSM1_ON

Table 30. OPT_CFG Register, Bit Function Descriptions

Bits

Bit Name

Access

Description

DSCG4_ON

R/W

The default value is programmed by factory fuse.

0 = disable output discharge function for Channel 4.

1 = enable output discharge function for Channel 4.

DSCG3_ON

R/W

The default value is programmed by factory fuse.

0 = disable output discharge function for Channel 3.

1 = enable output discharge function for Channel 3.

DSCG2_ON

R/W

The default value is programmed by factory fuse.

0 = disable output discharge function for Channel 2.

1 = enable output discharge function for Channel 2.

DSCG1_ON

R/W

The default value is programmed by factory fuse.

0 = disable output discharge function for Channel 1.

1 = enable output discharge function for Channel 1.

PSM4_ON

R/W

This bit is ignored when the SYNC/MODE pin is low.

0 = enable forced PWM mode for Channel 4 (default).

1 = enable automatic PWM/PSM mode for Channel 4.

PSM3_ON

R/W

This bit is ignored when the SYNC/MODE pin is low.

0 = enable forced PWM mode for Channel 3 (default).

1 = enable automatic PWM/PSM mode for Channel 3.

PSM2_ON

R/W

This bit is ignored when the SYNC/MODE pin is low.

0 = enable forced PWM mode for Channel 2 (default).

1 = enable automatic PWM/PSM mode for Channel 2.

PSM1_ON

R/W

This bit is ignored when the SYNC/MODE pin is low.

0 = enable forced PWM mode for Channel 1 (default).

1 = enable automatic PWM/PSM mode for Channel 1.

ADP5050ACPZ-R7 数据表(PDF) 45 Page - Analog Devices

ADP5050ACPZ-R7 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

ADP5050ACPZ-R7 数据表(PDF) 45 Page - Analog Devices

ADP5050ACPZ-R7 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载