| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE25F2 数据表(PDF) 139 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE25F2 数据表(HTML) 139 Page - STMicroelectronics |
|
139 / 166 page ![]() ST7LITE20F2 ST7LITE25F2 ST7LITE29F2 Electrical characteristics Doc ID 8349 Rev 5 139/166 Figure 82. Typical VOL vs. VDD (high-sink I/Os) Figure 83. Typical VDD-VOH vs. VDD 13.9 Control pin characteristics 0.00 0.10 0.20 0.30 0.40 0.50 0.60 0.70 2.4 3 5 VDD (V) -45 0°C 25°C 90°C 130°C 0.00 0.10 0.20 0.30 0.40 0.50 0.60 0.70 0.80 0.90 1.00 2.4 3 5 VDD (V) -45 0°C 25°C 90°C 130°C 0.40 0.50 0.60 0.70 0.80 0.90 1.00 1.10 2.4 2.7 3 4 5 VDD (V) -45°C 0°C 25°C 90°C 130°C 0.80 0.90 1.00 1.10 1.20 1.30 1.40 1.50 1.60 1.70 1.80 45 VDD -45°C 0°C 25°C 90°C 130°C Table 82. Asynchronous RESET Pin(1) Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage − VSS - 0.3 − 0.3xVDD V VIH Input high level voltage − 0.7xVD D − VDD + 0.3 Vhys Schmitt trigger voltage hysteresis(2) −− 2 − V VOL Output low level voltage(3) VDD=5V IIO=+5mA TA≤85°C TA≥85°C − 0.5 1.0 1.2 V IIO=+2mA TA≤85°C TA≥85°C − 0.2 0.4 0.5 RON Pull-up equivalent resistor(2)(4) VDD=5V 20 40 80 k Ω VDD=3V 40 70 120 tw(RSTL)out Generated reset pulse duration Internal reset sources − 30 −μs th(RSTL)in External reset pulse hold time (5) − 20 −− μs tg(RSTL)in Filtered glitch duration −− 200 − ns 1. TA = -40°C to 85°C, unless otherwise specified. 2. Data based on characterization results, not tested in production. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |