AD9739-R2-EBZ datasheet(22/48 Pages) AD

22 / 48 page

AD9739

Data Sheet

Rev. B | Page 22 of 48

SPI PORT CONFIGURATION AND SOFTWARE RESET

Table 10. SPI Port Configuration and Software Reset Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

SDIO_DIR

R/W

0 = 4-wire SPI, 1 = 3-wire SPI.

LSB/MSB

R/W

0 = MSB first, 1 = LSB first.

0x00

Reset

R/W

Software reset is recommended before modification of other SPI registers from the default

setting. Setting the bit to 1 causes all registers (except 0x00) to be set to the default setting.

Setting the bit to 0 corresponds to the inactive state, allowing the user to modify registers

from the default setting.

POWER-DOWN LVDS INTERFACE AND TXDAC®

Table 11. Power-Down LVDS Interface and TxDAC Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

LVDS_DRVR_PD

R/W

LVDS_RCVR_PD

R/W

CLK_RCVR_PD

R/W

0x01

DAC_BIAS_PD

R/W

Power-down of the LVDS drivers/receivers and TxDAC.

0 = enable, 1 = disable.

CONTROLLER CLOCK DISABLE

Table 12. Controller Clock Disable Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

CLKGEN_PD

R/W

Internal CLK distribution enable:

0 = enable, 1 = disable.

REC_CNT_CLK

R/W

0x02

MU_CNT_CLK

R/W

LVDS receiver and Mu controller clock disable.

0 = disable, 1 = enable.

INTERRUPT REQUEST (IRQ) ENABLE/STATUS

Table 13. Interrupt Request (IRQ) Enable/Status Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

SYNC_LST_EN

SYNC_LCK_EN

MU_LST_EN

MU_LCK_EN

RCV_LST_EN

0x03

RCV_LCK_EN

This register enables the sync, mu, and LVDS Rx controllers to update their

corresponding IRQ status bits in Register 0x04, which defines whether the controller is

locked (LCK) or unlocked (LST).

0 = disable (resets the status bit).

1 = enable.

SYNC_LST_IRQ

SYNC_LCK_IRQ

MU_LST_IRQ

MU_LCK_IRQ

RCV_LST_IRQ

0x04

RCV_LCK_IRQ

This register indicates the status of the controllers. For LCK_IQR bits: 0 = lost locked, 1

= locked. For LST_IQR bits: 0 = not lost locked, 1 = unlocked. Note that, if the

controller IRQ is serviced, the relevant bits in Register 0x03 should be reset by writing

0, followed by another write of 1 to enable.

AD9739-R2-EBZ 数据表(PDF) 22 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载

链接网址

AD9739-R2-EBZ 数据表(PDF) 22 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表 下载

链接网址

数据表下载