AD9739-R2-EBZ datasheet(25/48 Pages) AD

25 / 48 page

Data Sheet

AD9739

Rev. B | Page 25 of 48

SYNC AND DATA RECEIVER CONTROLLER LOCK/TRACKING STATUS

Table 22. Sync and Data Receiver Controller Lock/Tracking Status Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

SYNC_TRK_ON

SYNC_LST

SYNC_LCK

RCVR_TRK_ON

RCVR_LST

0x21

RCVR_LCK

SYNC_TRK_ON and RCVR_TRK_ON:

0 = tracking not established.

1 = tracking established.

SYNC_LCK and RCVR_LCK:

0 = controller is not locked.

1 = controller is locked.

SYNC_LST and RCVR_LST:

0 = lock has not been lost.

1 = lock has been lost at some point.

CLK INPUT COMMON MODE

Table 23. CLK Input Common Mode Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

DIR_P

R/W

0x22

CLKP_OFFSET[3:0]

[3:0]

R/W

0000

DIR_N

R/W

0x23

CLKN_OFFSET[3:0]

[3:0]

R/W

0000

DIR_P and DIR_N:

0 = VCM at the DACCLK_P input decreases with the offset value.

1 = VCM at the DACCLK_P input increases with the offset value.

CLKx_OFFSET sets the magnitude of the offset for the DACCLK_P and DACCLK_N

inputs. For optimum performance, set to 1111.

MU CONTROLLER CONFIGURATION AND STATUS

Table 24. Mu Controller Configuration and Status Register

Address

(Hex)

Name

Bit

R/W

Default

Setting

Comments

CMP_BST

R/W

0x24

PHS_DET

AUTO_EN

R/W

Phase detector enable and boost bias bits. Note that both bits should always be set to 1

to enable these functions.

0x25

MU_DUTY

AUTO_EN

R/W

Mu controller duty cycle enable. Note that this bit should always be set to 1 to enable.

Slope

R/W

Mu controller phase slope lock. 0 = negative slope, 1 = positive slope.

Refer to Table 28 for optimum setting.

0x26

Mode[1:0]

[5:4]

R/W

Sets the mu controller mode of operation.

00 = search and track (recommended).

01 = search only.

10 = track.

Read

R/W

Set to 1 to read the current value of the Mu delay line in.

Gain[1:0]

[2:1]

R/W

Sets the mu controller tracking gain. Recommended to leave at the default 01 setting.

Enable

R/W

1 = enable the mu controller.

0 = disable the mu controller.

MUDEL[0]

R/W

The LSB of the 9-bit MUDEL setting.

SRCH_MODE[1:0]

[6:5]

R/W

Sets the direction in which the mu controller searches (from its initial MUDEL setting) for

the optimum mu delay line setting that corresponds to the desired phase/slope setting

(that is, SET_PHS and slope ).

00 = down.

01 = up.

10 = down/up (recommended).

0x27

SET_PHS[4:0]

[4:0]

R/W

Sets the target phase that the mu controller locks to with a maximum setting of 16.

Refer to Table 28 for optimum setting.

AD9739-R2-EBZ 数据表(PDF) 25 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载

链接网址

AD9739-R2-EBZ 数据表(PDF) 25 Page - Analog Devices

AD9739-R2-EBZ 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表 下载

链接网址

数据表下载