数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C978VC/W 数据表(PDF) 216 Page - Advanced Micro Devices

部件名 AM79C978VC/W
功能描述  Single-Chip 1/10 Mbps PCI Home Networking Controller
PDF  261 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 216 Page - Advanced Micro Devices

Back Button AM79C978VC/W Datasheet HTML 212Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 213Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 214Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 215Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 216Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 217Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 218Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 219Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 220Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 261 page
background image
216
Am79C978
Am79C978 Programmable Registers (Continued)
Register
Contents
CSR76
RCVRL: RCV Descriptor Ring length
CSR78
XMTRL: XMT Descriptor Ring length
CSR80
FIFO threshold and DMA burst control (DEFAULT = 2810)
8000
Reserved
4000
Reserved
bits [13:12] = RCVFW, Receive FIFO Watermark
0000 Request DMA when 16 bytes are present
1000 Request DMA when 64 bytes are present
2000 Request DMA when 112 bytes are present
3000 Reserved
bits [11:10] = XMTSP, Transmit Start Point
0000 Start transmission after 20/36 (No SRAM/SRAM) bytes have been written
0400 Start transmission after 64 bytes have been written
0800 Start transmission after 128 bytes have been written
0C00 Start transmission after 220 max/Full Packet (No SRAM/SRAM with UFLO bit set) bytes
have been written
bits [9:8] = XMTFW, Transmit FIFO Watermark
0000 Start DMA when 16 write cycles can be made
0100 Start DMA when 32 write cycles can be made
0200 Start DMA when 64 write cycles can be made
0300 Start DMA when 128 write cycles can be made
bits [7:0] = DMA Burst Register
CSR88~89
Chip ID (Contents = v12626003; v = Version Number)
CSR112
Missed Frame Count
CSR114
Receive Collision Count
CSR116
OnNow Miscellaneous
8000
--
4000
--
2000
--
1000
--
0800
--
0400
--
0200
PME_EN_OVR
0100
LCDET
0080
PMAT
0040
EMPPLBA
0020
MPMAT
0010
MPPEN
0008
RWU_DRIVER
0004
RWU_GATE
0002
RWU_POL
0001
RST_POL
CSR122
Receive Frame Alignment Control
8000
--
4000
--
2000
--
1000
--
0800
--
0400
--
0200
--
0100
--
0080
--
0040
--
0020
--
0010
--
0008
--
0004
--
0002
--
0001
RCVALGN
CSR124
BMU Test Register (DEFAULT = 0000)
8000
--
4000
--
2000
--
1000
--
0800
--
0400
--
0200
--
0100
--
0080
--
0040
--
0020
--
0010
--
0008
--
0004
RPA
0002
--
0001
--
CSR125
MAC Enhanced Configuration Control (DEFAULT = 603c)
bits [15:8] = IPG, InterPacket Gap (Default = 60xx, 96 bit times)
bits [8:0] = IFS1, InterFrame Space Part 1 (Default = xx3c, 60 bit times)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com